

Sweet Memory ❤

128-Bit Multicompiler Chip designed by Caltech Students and fabricated by Intel.

Ref: IEEE Journal of Solid State Circuits, VOL SC11, No.4, October 1976

**Prof. C. A. Mead and Yoshiaki Daimon Hagiwara
working on the silicon chip design at Caltech in 1972**

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. SC-11, NO. 4, OCTOBER 1976

128-Bit Multicompiler

CARVER A. MEAD, RICHARD D. PASELEY, YOSHIAKI HAGIWARA, LEE D. BRITTON, YOSHIAKI T. DAIMON, AND STEWART P. SANDO, THE WILSON COMPANY, INC., CALTECH, PASADENA, CALIFORNIA 91109

Abstract—A 128-bit multicompiler was designed by students for minimum logic for arbitrary length data storage. Data can be searched for binary block lengths of selected bit sequences, with serial operations. The circuit contains a 128-bit multicomparator with registers and fast data handling and a unique parallel key search to decide to accomplish the compare function. The compare operation is performed in parallel between a "data" register and a "key" register with a logic "mask" register containing every 16-bit block of the 128-bit sequence. The multicomparator has 128 inputs using standard silicon-gate metal-oxide-semiconductor (MOS) technology on a 1.0 μm × 1.0 μm chip containing 2000 devices. MOSFET transistor-to-transistor logic (TTL) logic, data rates in excess of 1 MHz have been achieved. The storage power density was 220 mW in the dynamic mode and 300 mW in the static mode.

INTRODUCTION

OVER the past several years, there have been significant amounts of energy devoted to the fabrication of larger and faster semiconductor memories and conventional digital processing units (CPUs) in integrated form. In the process, many other applications of logic-and integration (LSI) in computer architecture have been explored [1]. LSI has removed the technological distinction between logic and memory. It is now economically feasible to disassemble the CPU of a computer by replacing much of its semiconductor hardware with functional hardware in a memory system chip. Presently, an tremendous amount of processing time is spent on comparing and searching files in peripherals. Peripherals are usually classified directly by the CPU and have little or no associated logic of their own. A great improvement in this situation can be made by developing peripheral logic units. This would allow each peripheral to accomplish its own internal processing and thus reduce CPU bus-coupling duties. This paper describes a 128-bit multicomparator that is designed to perform the search-and-compare function.

The block diagram of the multicomparator is shown in Fig. 1. The circuit consists of three independently clocked static-dynamic shift registers with standard EXCLUSIVE-OR gates. In operation, the device indicates a match between the data word and the compared bits of the key word. The multicomparator is loaded with a key word by initially shifting the word into the KEY REGISTER and loading the register in static mode. While the key word is being loaded, the comparator is loaded by entering zeros¹ in the appropriate locations of the

Fig. 1. Block diagram of multicomparator.

Fig. 2. Possible connection of multicomparators. (a) Cascaded. (b) Cascaded, cross-tied.

multicomparator. Working alone the multicomparator is search for binary strings of varying length and composition. For example, assume it is necessary to search for all words containing a specific 113-bit code. By entering the 113-bit code in the key register and reading out the rest of the comparison, the multicomparator is configured to search for this code wherever it occurs in the data file. Once the multicomparator is loaded with "key" and "mask" words, the file being searched is serially shifted through the data register. The data words are compared in 16-bit parallel with the unshifted bits of the key word as they pass through the data register. When a match is found, the compare output goes high.

Large multicomparators can be constructed of the 128-bit elements. Cascaded [Fig. 2(a)], the multicomparators can be used to search for words longer than 128 bits. In implementing multicomparators in parallel [Fig. 2(b)], a wordwidth-dependent

Manuscript received Aug. 12, 1975; revised June 18, 1976.
C. A. Mead is with the California Institute of Technology, Pasadena, CA 91109.
R. D. Paseley and S. P. Sando, Dr., are with the Wilson Company, Inc., Caltech, Pasadena, CA.
L. D. Britton is with the Wilson Company, Pasadena, CA.
Y. T. Daimon is with Bell Telephone Laboratories, Holmdel, NJ.
¹String comparison logic—TTL logic, seven "0"s—One "1" and the rest "0"s. This is easier to implement MOS and possible to make 100% multicomparators logic (TTL). Some may or may not have issues related to operating on the preceding word.