


## Difference of Buried Photodiode and Pinned Photodiode

Figure 5 does not have the P+ channel stop nearby.

### Buried Photodiode



### NEC IEDM1982 Paper





Fig.5. P<sup>+</sup>NP<sup>-</sup> structure photodiode  
(a) Unit cell cross sectional view



There is still image lag at the CTG gate voltage more than 10 volt.

Fig.6. Storageable electrons vs. transfer gate channel potential, and decay lag vs. transfer gate channel potential in the P<sup>+</sup>NP<sup>-</sup> structure photodiode

## NEC IEDM1982 Paper reported Image Lag

Figure 6 shows that there is still image lag at the CTG gate voltage of > 10 volt.