

2026年秋季応用物理学会 paper 11p-N304-6 萩原良昭 AIPS ダブルおよび多重接合型太陽電池のデバイス構造とプロセス製法の提案

Bipolar Transistor PP-NP-P+ Parallel Multi Junction Type Solar Cell

萩原 良昭¹, 小林 信一², 川崎 洋司³, 石川 耀弓⁴

Yoshiaki Hagiwara¹, Shin-ichi Kobayashi², Yoji Kobayashi³, Kikuyo Ishikawa⁴

E-mail: Hagiwara-yoshiaki@aiplab.com

Yoshiaki Daimon Hagiwara
AIPS Research Laboratory,
LOCOMTECH

Shin-ichi Kobayashi
Tokyo Polytechnic University

Yoji Kawasaki
Sumitomo Heavy Industries
Material Solutions

Kikuyo Ishikawa
Davinci-Brains

Atsugi-city, Kanagawa-ken
243-0201 Japan
hagiwara@aiplab.com

Atsugi-city, Kanagawa-ken
243-0297 Japan
koba@eng.t-kougei.ac.jp

Saijo-city, Ehime-ken
799-1362 Japan
yoji.kawasaki@shi-g.com

Ohta-ku, Tokyo
146-0085 Japan
Kikuyo.Ishikawa@davinci-brains.co.jp

[P2026_09_11_応物_session_13.4_11p-N304-6_ダブルおよび多重接合型太陽電池のデバイス構造とプロセス製法の提案_Slides.pdf](#)

[P2026_09_11_応物_session_13.4_11p-N304-6_ダブルおよび多重接合型太陽電池のデバイス構造とプロセス製法の提案_Slides.mp4](#)




図3 (a) 第1回原理試作した構造とその特性 DATA (

Rpの値

Single	Double
14.4 MΩ	15.2 KΩ

Iscの値

Single	Double
8.4 mA	12.4 mA


<http://www.aiplab.com/>

$$\text{Efficiency} \sim \frac{I_{sc} - I_F - I_R}{I_{sc}}$$

$$I_{sc} = I_F + I_R + I_{out}$$

$$I_R = V_{out}/R_p$$

$$I_F = I_0 (\exp(V_{out}/kT) - 1)$$



ダブルおよび多重接合型太陽電池のデバイス構造とプロセス製法の提案

高エネルギーイオン打ち込み技術が必要

高価な描画装置不要






図1 シリコン結晶型多重接合太陽電池の新構造




この治具に (A)チップをE点で固定し、(B)MASKをH点で固定し、上から光を照射します。MASKのパターンがチップ上に投影されて、あらかじめ塗布されていた感光レジスト膜にパターンが描画されます。

図2 簡易生産用の治工具構造



$$I_{sc1} / I_{sc2} = 12.4 / 8.4 = 148\%$$



	I_p [A]	n	R_s [Ω]	R_d [Ω]	V_{oc} [V]	I_{sc} [mA]	η [%]	S [cm ²]
(1) Single	2.4×10^{-10}	1.04	2.00	14.4M	0.46	8.4	0.29	9
(2) Double			2.37	15.2k	0.46	12.4	0.32	9


図3 (a) 第1回原理試作した構造とその特性 DATA (b)Rp 値の低減を避けた改善構造案

ダブルおよび多重接合型太陽電池のデバイス構造とプロセス製法の提案

光電変換効率の向上の為に、ダブルまたは多重 TANDEM 型接合構造を使い、光電変換に寄与する空乏層領域幅を増加させることが一般に知られている。しかし、TANDEM（直列）の直列構造ではホール吸収領域（P+）と光電子誘導領域（N+）の間に透明電極材料を使用としている。

ペロブスカイト等の有望な太陽電池の材料が実用化されている一方、まだまだ電氣的安定性向上の為の努力が必要である。特にその透明電極の材質には信頼性と寿命の改善努力に課題が多い。

**Tandem type Double Junction
Nine Layers Process Solar Cell**



薄膜軽量で安価に生産できるペロブスカイト太陽電池ではローラーに巻きつけて簡単に破損ゴミ汚れや寿命による特性劣化の場合は、簡単に取り換える事が可能です。大型太陽光発電でも将来設備投資の節約につながると期待します。透明電極の寿命信頼性が課題に残ります。

ダブルおよび多重接合型太陽電池のデバイス構造とプロセス製法の提案

一方シリコン材料には長年の生産実績があり、信頼性も寿命にも問題がない。大型設備投資を必要とする大型太陽光発電所の建設にはシリコン結晶シングル接合型太陽電池が広く採用されている。

本研究は、タンデム（直列）型でなく、シリコン結晶を使い、BIPOLAR トランジスタ（並列）型のPNP接合やPNPN接合型の製法技術をヒントに、高エネルギーイオン打ち込み技術を駆使して新しいシリコン結晶型多重接合太陽電池の新構造と低コスト化に期待される製法を提案..





Fig.10 Difference of Tandem type and PNP&PNPN Photo Transistor Type


ダブルおよび多重接合型太陽電池のデバイス構造とプロセス製法の提案

電子の流れ（動き）を水の粒子だけでなく雲（水蒸気）の動きとして理解する必要がある。


Concept of Electron Fog



(a) N+NP-P+ Single Junction



(b) PP-NP-P+ Double Junction






図 1 シリコン結晶型多重接合太陽電池の新構造




図 1 シリコン結晶型多重接合太陽電池の新構造

$$DP = 10E14 \text{ cm}^{-3}$$

P- (100Ωcm)




図1 シリコン結晶型多重接合太陽電池の新構造





図 1 シリコン結晶型多重接合太陽電池の新構造




Fig.7 Impurity Doping Profile of Phosphorus Ion Implantation





図 1 シリコン結晶型多重接合太陽電池の新構造




Fig.8 Impurity Doping Profile of Phosphoras Ion Implantaionl




Fig.9 Impurity Doping Profile of Fabricated PP-NP- Junction Sample






図 1 シリコン結晶型多重接合太陽電池の新構造





Rpの値

Single	Double
14.4 MΩ	15.2 KΩ

Iscの値

Single	Double
8.4 mA	12.4 mA



完全案

	I_0 [A]	n	R_s [Ω]	R_p [Ω]	V_{oc} [V]	I_{sc} [mA]	η [%]	S [cm ²]
(1) Single	2.4×10^{-10}	1.04	2.00	14.4M	0.46	8.4	0.29	9
(2) Double			2.37	15.2K	0.46	12.4	0.32	9

図3 (a) 第1回原理試作した構造とその特性 DATA (b)Rp 値の低減を避けた改善構造案

<https://ieeexplore.ieee.org/document/544383>

Yoshiaki Hagiwara,

Affiliation: SC Logic MCU Business Department, Sony Corporation, Atsugi, Japan

"High-density and high-quality frame transfer CCD imager with very low smear, low dark current, and very high blue sensitivity"

Published in: IEEE Transactions on Electron Devices,

Volume: 43, Issue: 12, December 1996, pp.2122-2130.

ABSTRACT:

When the channel width of an FET becomes of the same order of magnitude as the depth of the gate depletion region, an increase of the threshold voltage is observed. This narrow channel effect has been applied successfully in creating an asymmetric potential well under an electrode for two-phase CCD operation. The feasibility of this structure has been confirmed in a 242-element analog delay line. The application is now extended to a 800 H/spl times/492 V frame transfer-type buried channel CCD imager with 14.31818 MHz frame shift, which results in a very low smear level of 0.01%, which is good enough for low-cost multimedia video camera applications.





Fig. 7. Relative spectrum response. The relative response of the bipolar-type $\text{SiO}_2\text{-P2-N1-P1-SUB}$ structure is compared with poly- $\text{SiO}_2\text{-N2-P(SUB)}$ structures of the polysilicon thickness of 50 and 150 nm.


Early 1973

(3) mos 150nmpoly



Sony 1974


(2) mos 50nmpoly



Philips 1975

(1) bip p-n-p-sub

June 9, 1975




世界最初のPNPダブル接合Photodiodeの発明

Sony (Hagiwara) March 5, 1975

JPA1975-127646

JPA1975-127647

JPA1975-134985



(1) bip p-n-p-sub March 5, 1975

受光面も裏面も金属端子で電圧固定された構造

世界最初のNPNPトリプル接合Photodiodeの発明(Sony萩原)

Image Sensorへの応用ではすでに1978年に日本応用物理学会主催の国際会議SSDM1978にて、SONY(萩原)が、あまり詳細な説明はしませんが、図13で量子変換効率80%を、ほぼ直線の傾きで、示している事を明示しています。

Image Sensorへの応用ではすでに1984年にKODAKも、IEEEの国際会議IEDM1984で詳細に図4で量子変換効率80%実現している事を明示しています。

Image Sensorへの応用ではPNP接合の完全空乏化された埋め込みN層のConduction Bandの谷底の電位 Minimum Potential (V_m)は深く逆バイアスされプラスの値になります。 $V_m > 0$ になります。

太陽電池ではN層が順方向バイアスとなり、 $V_m < 0$ になります。しかし多重接合にして、空乏層の幅を広げることが可能であり、変換効率も限りなく理論限界の80%まで実現可能です。

Proceeding of the 10th Conference on Solid State Devices, Tokyo, 1978;
Japanese Journal of Applied Physics, Volume 18 (1979) Supplement 18-1, pp.335-340





Fig.13 Spectral Response of the Pinned Photodiode with Pinned SiO₂ Window and Pinned Surface.

[Hagiwara SSDM1978 Paper on Pinned Buried Photodiode.pdf](#)

THE PINNED PHOTODIODE FOR AN INTERLINE-TRANSFER CCD IMAGE SENSOR

B. C. Burkey, W. C. Chang, J. Littlehale, T. H. Lee,
T. J. Tredwell, J. P. Lavine, E. A. Trabka

Research Laboratories, Eastman Kodak Company
Rochester, New York 14650

28 — IEDM 84

CH2099-0/84/0000-0028 \$1.00 © 1984 IEDM

ABSTRACT
A pinned photodiode has been developed for use in an interline-transfer CCD. This photoelement has excellent blue response and high charge capacity. Both modeling and experimental results will be presented, including process considerations necessary to avoid unwanted barriers at the diode/transfer-gate edge.

CONCLUSION
Both the excellent blue response and high charge capacity of the pinned diode have been demonstrated. The processing of this device requires some care, however, to avoid the formation of potential barriers at the pinned diode/transfer-gate edge. This photoelement is ideal for applications requiring good blue response, large dynamic range, and no image lag. The processing considerations should also apply to the virtual-phase CCD.




Fig. 2. Pinned diode doping profile.

KODAK used LOCOS isolation which induced serious dark current and crystal defects degrading chip yield.




Fig. 1. Image cell schematic.

In this KODAK Pinned Photodiode IEDM1984 Paper, the Quantum Efficiency of 80% has been already achieved !






Fig. 4. Pinned diode spectral quantum efficiency. Solid and dotted curves are the experimental and theoretical curves, respectively.


"ADVANCES in CCD IMAGERS" by Yoshiaki Daimon-Hagiwara, Sony
at CCD79 Conference, Edingburgh Scotland UK, Sept 1979




Cross Sectional View of P+PNPP+ Double junction Solar Cell




Band Diagram of P+PNPP+ Double junction Solar Cell




Tandem type Double Junction Nine Layers Process Solar Cell



Face-to-Face type Double Junction Five Layers Process Solar Cell



Double Junction type Perovskite Solar Cell






Fig. 1. Cross-sectional and top views of P+PNPP+ junction Solar Cell




Fig. 2. A cross sectional view and a band diagram of PP-NP-P+ double-junction solar cell. Generated Photo electrons are directed to the N+ diffusion outlet drain thru the buried deep N-channel passage of the length L .







Fig. 3. Percentage (%) of the number of photons $T_\lambda(X) = \exp(-X/A(\lambda))$ penetrating into silicon crystal at the depth X (μm). The short-wave high-energy blue light is completely absorbed within the $0.3 \mu\text{m}$ in depth.↵


(a)



(c)



(b)



(d)







Fig.6 One-Mask Process Flow of PP-NP-P+ Double Junction Solar Cell

(1) Single Junction
Sample Photo



(2) Double Junction
Sample Photo




$$I_{sc2} / I_{sc1} = 12.4 / 8.4 = 148 \%$$

	I_0 [A]	n	R_s [Ω]	R_p [Ω]	V_{oc} [V]	Photo Current I_{sc} [mA]	η [%]	Chip Size $S=3\text{ cm} \times 3\text{ cm}$ S [cm^2]
(1) Single	2.4×10^{-10}	1.04	2.00	14.4M	0.46	8.4	0.29	9
(2) Double			2.37	15.2k	0.46	12.4	0.32	9



Fig.11 Measurement data of the first silicon chip of the PP-NP-P+ double junction photodiode type solar cell

高価な描画装置不要


手書きでレジストを塗る！



(1) Single Junction
Sample Photo



(2) Double Junction
Sample Photo




$$I_{sc2} / I_{sc1} = 12.4 / 8.4 = 148 \%$$

	I_0 [A]	n	R_s [Ω]	R_d [Ω]	V_{oc} [V]	Photo Current I_{sc} [mA]	η [%]	Chip Size S [cm ²]
(1) Single	2.4×10^{-10}	1.04	2.00	14.4M	0.46	8.4	0.29	9
(2) Double			2.37	15.2k	0.46	12.4	0.32	9



Fig.11 Measurement data of the first silicon chip of the PP-NP-P+ double junction photodiode type solar cell

高価な描画装置不要


手書きでレジストを塗る！



(1) Single Junction
Sample Photo



(2) Double Junction
Sample Photo



$$I_{sc2} / I_{sc1} = 12.4 / 8.4 = 148 \%$$



	I ₀ [A]	n	R _s [Ω]	R _p [Ω]	V _{oc} [V]	Photo Current I _{sc} [mA]	η [%]	Chip Size S [cm ²]
(1) Single	2.4×10 ⁻¹⁰	1.04	2.00	14.4M	0.46	8.4	0.29	9
(2) Double			2.37	15.2k	0.46	12.4	0.32	9

Fig.11 Measurement data of the first silicon chip of the PP-NP-P+ double junction photodiode type solar cell



高価な描画装置不要

手書きでレジストを塗る！



● レジスト(OFPR)表面塗布
刷毛塗
ハードベーク 140℃, 60min.



● SiO₂エッチング
HF:NH₄F=1:10, 2min.





● Siエッチング
KOH(30%, RT, 180min)
この間にレジストも剥がれる。



高価な描画装置不要

手書きでレジストを塗る！


● レジスト剥離(洗浄)
 $\text{H}_2\text{SO}_4:\text{H}_2\text{O}_2=1:4$, 5min.
Diluted HF, 1min.



● OCD(n型拡散源)塗布
スピンコート 3000rpm, 45sec.
プリバーク 140°C, 20min.




● 熱拡散
ハードバーク O_2 , 600°C, 30min.
拡散 N_2 , 950°C, 45min.



高価な描画装置不要

手書きでレジストを塗る！




高価な描画装置不要

手書きでレジストを塗る！

● レジスト剥離
現像液(NMD-W)
 $\text{H}_2\text{SO}_4:\text{H}_2\text{O}_2=1:4$, 5min.
Diluted HF, 1min.

● Al蒸着
表 ガラスマスク
裏 全面

● 熱処理
 N_2 , 450°C, 10min.








図1 シリコン結晶型多重接合太陽電池の新構造




この治具に (A)チップをE点で固定し、(B)MASKをH点で固定し、上から光を照射します。MASKのパターンがチップ上に投影されて、あらかじめ塗布されていた感光レジスト膜にパターンが転写されます。

図2 簡易生産用の治工具構造



$$I_{sc2} / I_{sc1} = 12.4 / 8.4 = 148 \%$$




	I_p [A]	n	R_s [Ω]	R_{sh} [Ω]	V_{oc} [V]	I_{sc} [mA]	η [%]	S [cm ²]
(1) Single	2.4×10^{-10}	1.04	2.00	14.4M	0.46	8.4	0.29	9
(2) Double			2.37	15.2k	0.46	12.4	0.32	9

図3 (a) 第1回原理試作した構造とその特性 DATA (b)Rp 値の低減を避けた改善構造案

高価な描画装置不要


MASK 1 A 長さ 26mm 幅 0.3mm の10本の線と、さらに右の端に長さ 26mm 幅 1.0mm の線をもう 1 本形成します。

MASK Size 50 mm x 50 mm Mask1A for N+ Line



A-3

- N+線（青色の細い線）の幅は 0.3 mm です。
左端 (X=0) から、1 本目は X=1.5 に位置します。
2.3 mm 間隔で合計 10 本のN+線があります。
11 本目の幅は 1.0 mm です。




高価な描画装置不要

P+PNPP+ Double Junction Photodiode for AIPS Robot Vision and Solar Cell Applications


Yoshiaki Daimon Hagiwara (FIEEE)

Appendix : Simple Mask Aligner Tool and Preparation of Photo Masks

今回の試作MASKの最小線幅は 0.3 mm ですが、
感光レジストの光源の照射角度を調整する事により、
より細い、0.1 mm の線幅も加工が可能となります。



- P+線（茶色の細い線）の幅は 0.3 mm です。
左端（X=0）から、1本目は X=3.5 に位置します。
2.6 mm 間隔で合計 10本のN+線があります。
1本目の幅は 1.0 mm です。



高価な描画装置不要

パターン描画を目的とする、簡単なコンタクト型のCHIPとMASK合わせ用の治工具構造を提案する。




この治具に (A)チップをE点で固定し、(B)MASKをH点で固定し、上から光を照射します。MASKのパターンがチップ上に投影されて、あらかじめ塗布されていた感光レジスト膜にパターンが描画されます。

図2 簡易生産用の治工具構造


高価な描画装置不要

Simple Mask Aligner Tool and Preparation of Photo Masks

写真描画装置(Mask Aligner)が不要な パターン描画用の簡易治具




- (1) まず 8 cm x 8 cm の大きさで
厚さ 5 mm の金属板を用意します。




ボルトで固定する穴（●）を開けます。

- (2) つぎに幅 2 cm の L 字型で
厚さ 0.3 mm の金属板を用意します。



- (3) つぎに幅 1 cm のL字型で
厚さ 5 mm の金属板を用意します。




- (4) 最後にこの3枚の金属板を重ねてボルトで密着固定します。

高価な描画装置不要

Simple Mask Aligner Tool and Preparation of Photo Masks


写真描画装置(Mask Aligner)が不要な パターン描画用の簡易治具



この治具に (A)チップをE点で固定し、(B)MASKをH点で固定し、上から光を照射します。MASKのパターンがチップ上に投影されて、あらかじめ塗布されていた感光レジスト膜にパターンが描画されます。






今回試作する半導体チップは厚さは 0.7 mm
3 cm x 3 cm の大きさです。

今回試作する半導体チップの平面図




(1) MASK01 Process to form P+ Region

KOH Silicon Etching and P+/N+ Channel Stops are used instead of LOCOS Isolation



KOH Silicon Etching and P+/N+ Channel Stops are used instead of LOCOS Isolation .



(1) MASK01 Process to form P+ Region


P01 Cleaning Silicon Wafer




P02 First Oxidation




P03 Mask 01 First OFPR Resist Coating and Patterning




P04 First SiO₂ Etching



P05 Remove OFPR resist




P06 First Silicon KOH Etching



P07 PBF Coating

P08 Thermal N⁺ Diffusion Region Formation



P09 Remove PBF and SiO₂



(2) Process to form N+ Region

KOH Silicon Etching and P+/N+ Channel Stops are used instead of LOCOS Isolation

P01 Cleaning Silicon Wafer




P02 First Oxidation



P03 Mask 01 First OFPR Resist Coating and Patterning




P04 First SiO2 Etching



P05 Remove OFPR resist




P06 First Silicon KOH Etching



P07 PBF Coating


P08 Thermal N+ Diffusion Region Formation




P09 Remove PBF and SiO2




P11 Mask 02 Second OFPR Resist Patterning




P12 Second SiO2 Etching



P13 Remove Resist



P14 Second Silicon KOH Etching




P15 OCD Coating


P16 N+ Diffusion Region Formation




P17 Remove OCD and SiO2




P18 Metal Deposition



P20 Metal Pattern Formation




P19 MASK 03 OFPR Coating for Metal Pattern




P21 Remove Resist

P22 Aluminum Heat Treatment




KOH Silicon Etching and P+/N+ Channel Stops are used instead of LOCOS Isolation .




(2) Process to form N+ Region


P11 Mask 02 Second OFPR Resist Patterning




P12 Second SiO₂ Etching




P13 Remove Resist



P14 Second Silicon KOH Etching



P15 OCD Coating
P16 N+ Diffusion Region Formation





P17 Remove OCD and SiO₂




(3) Process to form Contact and Metal Wire Patterns with 3 masks

KOH Silicon Etching and P+/N+ Channel Stops are used instead of LOCOS Isolation




KOH Silicon Etching and P+/N+ Channel Stops are used instead of LOCOS Isolation .




(3) Process to form Contact and Metal Wire Patterns


P18 Metal Deposition




P19 MASK 03 OFPR Coating for Metal Pattern




P20 Metal Pattern Formation



P21 Remove Resist
P22 Aluminum Heat Treatment




KOH Silicon Etching and P+/N+ Channel Stops are used instead of LOCOS Isolation .




(3) Process to form Contact and Metal Wire Patterns with 3 masks


P18 Metal Deposition



P19 MASK 03 OFPR Coating for Metal Pattern




P20 Metal Pattern Formation




P21 Remove Resist

P22 Aluminum Heat Treatment



(4) Process to form Contact and Metal Wire Patterns with 4 masks.

KOH Silicon Etching and P+/N+ Channel Stops are used instead of LOCOS Isolation .




本研究は、タンデム（直列）型でなく、シリコン結晶を使い、BIPOLAR トランジスタ（並列）型の PNP 接合や PNPN 接合型の製法技術をヒントに、高エネルギーイオン打ち込み技術を駆使して新しいシリコン結晶型多重接合太陽電池の新構造と低コスト化に期待される製法を提案..

SONYの1950年代のBipolar Transistor 技術をヒントにした、HADセンサー型の太陽電池の第1回目の原理試作が実現しました。IEEEの国際会議（ICCCAS2026）でKey Note Speech 基調講演の機会をいただき、2026年7月7日に報告しました。また、詳細をIEEEのジャーナル EXPLORE に掲載されました。


<https://ieeexplore.ieee.org/document/11672441>

Sony Bipolar Transistor (HAD Sensor型)

**Tandem type Double Junction
Nine Layers Process Solar Cell**



**Face-to-Face type Double Junction
Five Layers Process Solar Cell**



本研究は、タンデム（直列）型でなく、シリコン結晶を使い、BIPOLAR トランジスタ（並列）型の PNP 接合や PNPN 接合型の製法技術をヒントに、高エネルギーイオン打ち込み技術を駆使して新しいシリコン結晶型多重接合太陽電池の新構造と低コスト化に期待される製法を提案..


シングル接合では光電変換電流が20%台がシングル接合の限界ですがダブル接合太陽電池でも30%を簡単に実現する事を実験証明しました。今回の挑戦は格安のシリコン結晶でも実現、シリコン材料だけで30%の光電変換出力電流を実現しました。

透明電極材料が不要です。シリコン結晶材料だけで造れます。低コストで寿命が長く信頼性にも実績があると期待されます。このダブル接合構造をさらにペロブスカイト等の現在注目される新材料に適応する事により、薄膜太陽電池でも寿命と信頼性のさらなる改善向上が期待されます。


<https://ieeexplore.ieee.org/document/11672441>

Sony Bipolar Transistor (HAD Sensor型)

**Tandem type Double Junction
Nine Layers Process Solar Cell**




**Face-to-Face type Double Junction
Five Layers Process Solar Cell**




The depletion width (WD) of N+NPP+ Single Junction Solar Cell is limited about 2 μm .

(A) Band Diagram of Single N+NPP+ junction Solar Cell with $V_{\text{out}} = 0$




(B) Band Diagram of Single N+NPP+ junction Solar Cell with $V_{\text{out}} < 0$




In forward-biased condition, the depletion width WD gets smaller.

$$WD = \sqrt{2 \cdot E_{\text{si}} \cdot V_{\text{B}} \cdot D_{\text{P}} \cdot D_{\text{N}} / (D_{\text{P}} + D_{\text{N}})} < \sim 2 \mu\text{m};$$



	$V_{\text{out}} = 0.0$	$V_{\text{out}} = 0.1$	$V_{\text{out}} = 0.2$	$V_{\text{out}} = 0.3$	$V_{\text{out}} = 0.4$	$V_{\text{out}} = 0.5$
$D_{\text{N}} = 100$	$WD = 3.549050$	$WD = 3.162872$	$WD = 2.722455$	$WD = 2.195395$	$WD = 1.492568$	$WD = 1.275349$
$D_{\text{N}} = 200$	$WD = 3.129827$	$WD = 2.802109$	$WD = 2.430600$	$WD = 1.990034$	$WD = 1.421202$	$WD = 1.275349$
$D_{\text{N}} = 300$	$WD = 2.981419$	$WD = 2.675978$	$WD = 2.300849$	$WD = 1.924801$	$WD = 1.406008$	$WD = 1.275349$
$D_{\text{N}} = 400$	$WD = 2.907578$	$WD = 2.614194$	$WD = 2.283421$	$WD = 1.895788$	$WD = 1.404995$	$WD = 1.275349$
$D_{\text{N}} = 500$	$WD = 2.864565$	$WD = 2.578863$	$WD = 2.257284$	$WD = 1.881524$	$WD = 1.408878$	$WD = 1.275349$
$D_{\text{N}} = 600$	$WD = 2.837110$	$WD = 2.556794$	$WD = 2.241694$	$WD = 1.874352$	$WD = 1.414635$	$WD = 1.275349$
$D_{\text{N}} = 700$	$WD = 2.818521$	$WD = 2.542227$	$WD = 2.231989$	$WD = 1.870997$	$WD = 1.421087$	$WD = 1.275349$
$D_{\text{N}} = 800$	$WD = 2.805416$	$WD = 2.532263$	$WD = 2.225839$	$WD = 1.869855$	$WD = 1.427111$	$WD = 1.275349$
$D_{\text{N}} = 900$	$WD = 2.795911$	$WD = 2.525296$	$WD = 2.221963$	$WD = 1.870059$	$WD = 1.434267$	$WD = 1.275349$
$D_{\text{N}} = 1000$	$WD = 2.788880$	$WD = 2.520267$	$WD = 2.219606$	$WD = 1.871110$	$WD = 1.440643$	$WD = 1.275349$
$D_{\text{N}} = 1100$	$WD = 2.783608$	$WD = 2.516874$	$WD = 2.218296$	$WD = 1.872703$	$WD = 1.446790$	$WD = 1.275349$
$D_{\text{N}} = 1200$	$WD = 2.779823$	$WD = 2.514419$	$WD = 2.217725$	$WD = 1.874648$	$WD = 1.452689$	$WD = 1.275349$



Yoshiaki Hagiwara, AIPS

[Publication List by Yoshiaki Hagiwara.html](#)

ダブルおよび多重接合型太陽電池のデバイス構造とプロセス製法の提案

Bipolar Transistor PP-NP-P+ Parallel Multi Junction Type Solar Cell

萩原 良昭¹, 小林 信一² 川崎 洋司³, 石川 耀弓⁴

Yoshiaki Hagiwara¹, Shin-ichi Kobayashi², Yoji Kobayashi³, Kikuyo Ishikawa⁴

E-mail: Hagiwara-yoshiaki@aiplab.com

Yoshiaki Daimon Hagiwara
AIPS Research Laboratory,
LOCOMTECH

Atsugi-city, Kanagawa-ken
243-0201 Japan
hagiwara@aiplab.com

Shin-ichi Kobayashi
Tokyo Polytechnic University

Atsugi-city, Kanagawa-ken
243-0297 Japan
koba@eng.t-kougei.ac.jp

Yoji Kawasaki
Sumitomo Heavy Industries
Material Solutions

Saijo-city, Ehime-ken
799-1362 Japan
yoji.kawasaki@shi-g.com

Kikuyo Ishikawa
Davinci-Brains

Ohta-ku, Tokyo
146-0085 Japan
Kikuyo.Ishikawa@davinci-brains.co.jp

Thank You !

