#### How\_Sony\_won\_the\_Farichild\_Patent\_War (1990 to 2020)

Fairchild, NEC and KODAK attacked SONY Hole Accumulation DIODE (SONY TRADE MARK) which is the P+NPN triple junction type Pinned and Buried Photodiodes invented by Hagiwara at Sony in 1975. The evidences are given in the Japanese Patent Applications JPA1975-127646, JPA1975-127647, and JPA1975-134985.



Patent Claim of JPA1975-134985 on the PNPN Dynamic Photo Thyristor with Pinned P+ surface (HAD).

(A) Pinned-Surface and Buried-Storage PNP Photodiode with Adjacent Channel Stops



(C) Signal Output with No Light showing Very Low Dark Current Feature



(D) Signal Output with Input Light showing No Image Lag Feature



The Spectral Response and Signal Outputs reported in Hagiwara SSDM1978 Paper [6-7] showing the No Image Lag Feature.

Gates", Proceeding of the 9th Conference on Solid State Devices, Tokyo 1977, Japanese Journal of Applied Physics Volume 18 Sup 18-1, pp. 335-340 November 1979.

Yoshiaki Hagiwara, Motoaki Abe and Chikara Okada, "A 380H X 488V CCD Imager with Narrow Channel Transfer

Page41, Back Light PNPN junction type Pinned Photodiode



History of dynamic Solid State image sensing structure from BCCD type MOS capacitor to the P+NPN junction Pinned Photodiode capacitor



In Japanese patent 1975-134985, Hagiwara at Sony invented the Pinned photodiode with very low dark current, which is also the completely depleted Buried Photodiode with image lag free picture quality, and also with the built-in vertical overflow drain ( VOD ) function.



Hagiwara's Lab Note at Sony in February 1975

#### **Comparison of Various Light Detecting Photo Sensor Structures**

| feature                | Classical<br>N+Psub<br>Photodiode | Surface<br>Channel<br>CCD | Buried<br>Channel<br>CCD | Yamada<br>1978<br>NPNsub | Teranishi<br>1980<br>PNPsub | Hagiwara<br>1975<br>PNPNsub |
|------------------------|-----------------------------------|---------------------------|--------------------------|--------------------------|-----------------------------|-----------------------------|
| Blue Light Sensitivity | Δ                                 | x                         | x                        | 0                        | 0                           | 0                           |
| Low Image Lag          | x                                 | 0                         | 0                        | х                        | 0                           | 0                           |
| Surface Dark Current   | 0                                 | x                         | x                        | x                        | 0                           | 0                           |
| Surface Trap Noise     | 0                                 | x                         | 0                        | x                        | 0                           | 0                           |
| Vertical OFD (VOD)     | x                                 | x                         | x                        | 0                        | x                           | 0                           |
| Electrical Shutter     | x                                 | x                         | x                        | x                        | x                           | 0                           |

#### JPA1975-134985





Back Light Japanese Patent Number 1975-134985



The N+NP+N type Pinned Photodiode defined in Figure 7 of JPA1975-127647 patent by Hagiwara.



The N+NP+N type Pinned Photodiode defined in JPA1975-127647 patent by Hagiwara.



Floating Surface N+NPP+ Single Junction Photodiode

Early Patent United State Patent 3,896,485

July 22,1975

James M. Early (Fairchild Camera and Instrument Corporation): Charge-Coupled Device with Overflow Protection



Fairchild claimed that the vertical overflow drain (VOD) structure with the punch thru operation mode of N+ overflow drain (OFD) region as the Fairchild original idea. The excess charge is drained to the silicon surface instead of the silicon substrate in this case.



However, the idea of the in-pixel overflow drain (OFD) function was already well known in the case of the Frame Transfer Type CCD image sensors with CCD/MOS dynamic capacitors.



Hagiwara proposed in JPA 1975-134985 the P+NP double junction type Pinned Photodiode with the N type substrate in 1975, which is not of the CCD/MOS dynamic capacitor type proposed by Fairchild.

SONY HAD sensor is a triple junction type Dynamic photo sensor with the bult-in overflow drain (OFD) function. The OFD is no a region, the OFD is the substrate itself in case of Sony HAD Sensor.

The excess charges are drained to the substrate which was widely well known and very similar to the conventional OFD action which is being applied in case of the Frame Transfer Type CCD image sensors. Besides, in case of Sony HAD sensors, there is another transfer base P type region in-between the buried N charge storage region and the substrate ( wafer base ) acting as the vertical overflow drain (VOD). Amelio Patent United States Patent 3,931,674 Jan. 13, 1976

Gilbert F. Amelio (Fairchild Camera and Instrument Corporation) : Self Aligned CCD Element including Two Levels of Electrodes and Method of Manufacture therefor



Fairchild claimed the Vth adjustment method of the overlapped Buried Channel CCD electrodes was the Fairchild original. But the truth is that the Hughes Aircraft reported in 1973 already the Vth adjustment method of the overlapped Buried Channel CCD in the IEEE IEDM1973 conference.

The SONY Process was found identical to the one reported by Hughes Aircraft at the IEEE IEDM1973 conference. IEDM1973 Paper by Hughes Aircraft Company, D.M. Erb, W. Kotyczka, S.C. Su, C. Wang and G. Clough, "An overlapped Electrode Buried Channel CCD", IEDM1973, reporting the ion implantation of the Vth adjustment of electrodes of Charge Coupled Devices



Difference of Fairchild (Amelio ) 1976 Process and Sony 1987 Process



Besides Fairchild (Amelio ) 1976 Process and Sony 1987 Process had a big difference for manufacturability and yield considerations.

Sony Bipolar Transistor Hinted the invention of Pinned Photodiode Lab Note at Sony Atsugi Tech Center, Summer 1971 Yoshiaki Daimon Hagiwara



#### Sony Bipolar Transistor Hinted the invention of Pinned Photodiode Lab Note at Sony Atsugi Tech Center , Summer 1971 Yoshiaki Daimon Hagiwara

Sony CX083F/CX087B Bipolar IC Basic Circuit Memo

31 When E. & Ez are supplied, at that instance, since it's the very beginning 7-27-71. condenser has no volto of Q. & B2 are E0=E, & V2=E2 Eno But Ez = E, Vence Q, on Q2 must be off. If Q2 is off) EI=EO=V2 & Qisof, Ez=Vz=E. EIO Now consider when Qy is off and E. Ra K- $E_2 = V_1 = E_0$ Then, Eo starts dropping Eo The time constan CRI E while V2 & V1 are staying same. But when Eo drops to EI E, t E, - t at that it start flow Atom the = V, again R, andde through and as starts current is Mean while the current RI Rears E, o And Dala V2 well be ery large current raised to VI which is equal to Ez , since the ultrage damp across ·→ EL. the capacitance was la capacitance Ez dropete El to will be relied to Er again

Page 31, July 27, 1971

#### Sony Bipolar Transistor Hinted the invention of Pinned Photodiode Lab Note at Sony Atsugi Tech Center , Summer 1971 Yoshiaki Daimon Hagiwara



Sony CX083F/CX087B Bipolar Process Memo

Page 31, July 30, 1971

|  | SONI          | AL CAL |
|--|---------------|--------|
|  |               |        |
|  |               |        |
| an de la deserva.<br>Se se |               |        |
|  |               |        |
|  |               |        |
|  |               |        |
|  | The Te To The |        |
|  |               |        |
|  |               | E.     |
|  | 14220~        | TER:   |

Page2, Back Light PNPN junction type Pinned Photodiode



Page3, Back Light PNPN junction type Pinned Photodiode



Page7, Back Light PNPN junction type Pinned Photodiode



Page19, Back Light PNPN junction type Pinned Photodiode

to NO 65 NPINIP +2 Pinned Photodiode ta + P  $\frac{\lambda_{A}}{A_{A}} = -\frac{\lambda_{A}+p}{\epsilon_{3i}}$  $J_p = -p \frac{dp}{dx} - \mu \frac{d\phi}{dx}$  $\frac{dp}{dt} = D \frac{dp}{dp} + \mu \frac{d}{dx} \left( p \frac{dq}{dx} \right)$  $\frac{dq}{dp} = -\frac{p - N_A}{E_a}$ Signal Photo Charge is electron (e-)

Page37, Back Light PNPN junction type Pinned Photodiode



Page41, Back Light PNPN junction type Pinned Photodiode



Page51, Back Light PNPN junction type Pinned Photodiode





February 17, 1975

Page21, N+PNPsub junction type Pinned Photodiode



#### February 17, 1975

#### Page22, N+PNPsub junction type Pinned Photodiode



February 17, 1975

Japanese News Paper reporting that Sony defended the Patent War between Fairchild and Sony on Image Senor Basic Patent on Sony Hole Accumulation Diode (HAD) which is identical to Pinned Photodiode with VOD.

1996年7月 日刊工業新聞記事から(2000年1月米国最高裁で最終決着ソニー勝訴)



Sony celebrated the victory of the long Patent War (1991 to 2000) between Fairchild and Sony on Image Senor Basic Patent of Pinned Photodiode with the vertical overflow drain (VOD) function.



#### Thank You Note from Mr. Ohga (Sony Chairman) to Yoshiaki Hagiwara for his contribution to the patent war.



Sony Semiconductor Company 1999 President Award Certificate to Yoshiaki Hagiwara for his contribution in defending for Sony at the Image Sensor Patent War (1991-2000) against Fairchild.



Sony President 1996 Award Certificate of Patent 1654617 on the electrical shutter clocking scheme of image sensors with the in-pixel overflow drain (OFD) punch-thru modulation.



Sony President 2000 Award Certificate of Patent 1215101 on the PNPN triple junction dynamic photo transistor which is called as Sony Hole Accumulation Diode (HAD) and also as Pinned Photodiode with the vertical overflow drain (VOD) with the in-pixel overflow drain (OFD) punch-thru modulation.

