



# History of Semiconductor Devices




Hagiwara 1975 patents showed Features of No Image Lag , Empty Potential Well and Complete Charge Transfer of the double junction Pinned Buried Photodiodes.

(a) Pinned Photodiode defined in Fig. 7 of JPA1975-127647




(b) Pinned Photodiode defined in Fig. 5 and 6 of JPA1975-134985



NEC IEDM1982 paper was not Pinned Photodiode by definition.

Difference of Buried Photodiode and Pinned Photodiode  
Figure 5 does not have the P+ channel stop nearby.



NEC IEDM1982 Paper




Fig.5. P\*NP\* structure photodiode (a) Unit cell cross sectional view

NEC IEDM1982 Paper reported Image Lag

Figure 6 shows that there is still image lag at the CTG gate voltage of > 10 volt.




Fig.4. Storageable electrons vs. transfer gate channel potential, and decay lag vs. transfer gate channel potential in the P\*NP\* structure photodiode