



IEEE Symposium on Low-Power and High-Speed Chips

COOL Chips 20

YokohamaJoho Bunka Center, Yokohama, Japan
(Yokohama Media & Communications Center)

April 19-21, 2017

Panel Discussion

Topics: “Cool chips for the next decade”



Yoshiaki Hagiwara

[http://www.aiplab.com/
hagiwara-yoshiaki@aiplab.com](http://www.aiplab.com/hagiwara-yoshiaki@aiplab.com)

Consumer Electronics from HOT Chips to COOL Chips.


“Cool chips for the next decade”

**A cool chip can be created by
low power efforts on
the device, circuit and system architecture.**



“Cool chips for the next decade”

A cool chip can be created by
low power efforts on
the device, circuit and system architecture.



Consumer Electronics from HOT Chips to COOL Chips.


“Cool chips for the next decade”

**A cool chip can be created by
low power efforts on
the device, circuit and system architecture.**

2017	10 nm	
2019	7 nm	
2021	5 nm	
2023	~4 nm	
2025	~3 nm	
2027	~2 nm	---- 20 Å = 20 atoms !


“Cool chips for the next decade”

A cool chip can be created by
low power efforts on
the device, circuit and system architecture.



“Cool chips for the next decade”

A cool chip can be created by
low power efforts on
the device, circuit and system architecture.



Consumer Electronics from HOT Chips to COOL Chips.

“Cool chips for the next decade”


**A cool chip can be created by
low power efforts on
the device, circuit and system architecture.**



Consumer Electronics from HOT Chips to COOL Chips.

“Cool chips for the next decade”

A cool chip can be created by
low power efforts on
the device, circuit and system architecture.





Prof. C.A.Mead

ISSCC® 2013 | February 17-21



60 Years of (Em)Powering the Future



Plenary Talks (Monday, February 18)

 <p>Lisa Su Senior Vice President and General Manager, AMD <i>Architecting the Future through Heterogeneous Computing</i></p>	 <p>Martin van den Brink Executive Vice President and Chief Product & Technology Officer, ASML <i>Next Generation Lithography: Progress and Outlook</i></p>
 <p>Yoshiyuki Miyabe Managing Director and CTO, Panasonic <i>Smart Life Solutions from Home to Cities</i></p>	 <p>Carver Mead Professor Emeritus, Caltech <i>The Evolution of Technology</i></p>

60th Anniversary Distinguished Evening Panel (Monday, February 18) “Antiques from the Innovations Attic”

 <p>Robert Brodersen Professor Emeritus University of California, Berkeley</p>	 <p>Rinaldo Castello Professor University of Pavia</p>	 <p>Yoshiaki Daimon Hagihara Professor Sojo University</p>
 <p>Thomas Lee Director Microsystems Technology Office, DARPA</p>	 <p>Nicky Lu Chairman Etron Technology</p>	 <p>Eric Vittoz Independent Consultant</p>

Consumer Electronics from HOT Chips to COOL Chips.

“Cool chips for the next decade”

**A cool chip can be created by
low power efforts on
the device, circuit and system architecture.**

International Solid State Circuits Conference

1954-2013




“Cool chips for the next decade”

A cool chip can be created by
low power efforts on
the device, circuit and system architecture.


International Solid State Circuits Conference

1954-2013



Kazuo Iwama in ICTC (ISSCC) 1954

Attendee List @ University of Pennsylvania, Philadelphia





Consumer Electronics from HOT Chips to COOL Chips.

“Cool chips for the next decade”

A cool chip can be created by
low power efforts on
the device, circuit and system architecture.

Kazuo Iwama (Sony) @ Tokyo Press Conference 1978



Kazuo Iwama in ICTC (ISSCC) 1954

Attendee List @ University of Pennsylvania, Philadelphia

Consumer Electronics from HOT Chips to COOL Chips.


“Cool chips for the next decade”

**A cool chip can be created by
low power efforts on
the device, circuit and system architecture.**

Kazuo Iwama (Sony) @ Tokyo Press Conference 1978




570H x 498V One-Chip FT CCD Color Imager, 1978




Consumer Electronics from HOT Chips to COOL Chips.

“Cool chips for the next decade”

A cool chip can be created by
low power efforts on
the device, circuit and system architecture.



570H x 498V One-Chip FT CCD Color Imager, 1978





highly light sensitive P+NP (HAD) sensor, 1975

Consumer Electronics from HOT Chips to COOL Chips.

“Cool chips for the next decade”

A cool chip can be created by
low power efforts on
the device, circuit and system architecture.



highly light sensitive P+NP (HAD) sensor, 1975

Consumer Electronics from HOT Chips to COOL Chips.

“Cool chips for the next decade”

A cool chip can be created by
low power efforts on
the device, circuit and system architecture.



Prof. J.L. Moll





FIGURE 9: The p-n-p-n switch diode for a modern linear motor car.



Consumer Electronics from HOT Chips to COOL Chips.

“Cool chips for the next decade”

**A cool chip can be created by
low power efforts on
the device, circuit and system architecture.**





FIGURE 10: From CCD to the dynamic p-n-p-n diode capacitors.




Consumer Electronics from HOT Chips to COOL Chips.

“Cool chips for the next decade”

A cool chip can be created by
low power efforts on
the device, circuit and system architecture.

XC-1 1980
Two-Chip Color Video
Camera

<ICX008>
2/3 Inch 120K Pixel
IT CCD Imager designed



Technical Report represented at Japan SSD conference Tokyo, May 1978 all solid state = robustness

Consumer Electronics from HOT Chips to COOL Chips.



Yoshiaki Higihara: The p-n-p-n Diode in Future Linear Motor Cars and in Modern Imagers

John Louis Moll (1921–2011) was studying a p-n-p-n diode switch in his Ph.D. dissertation work when the first ISSCC was held in 1954. In a normal operation mode, this device works as a thyristor, which can drive a large current and is the key device structure of an IGBT applied for a linear motor car of the future (see Figure 9). In a dynamic operation mode, this device may work as a simple p-n-p-n dynamic capacitance that can detect and store one single electron, which is a key device structure of the modern image sensor (see Figure 10).

I recall, when I was taking his physics course at Caltech, that Feynman once said that an electron is always free, moving around rapidly in free space, even in solid, and it





FIGURE 9: The conceptual link from modern linear motor cars to COOL Chips.



Yoshi Hagihara, Eric Vittoz and Bob Brodersen.

never stops. It is very hard to catch an electron because we do not know exactly where it is. Our civilization today is based on a technology that controls electrons, down to a single one.

Imagine a photon incident to a bipolar transistor base region. The photon energy creates an electron-hole pair. And the photo-electron can be stored in the base region as one single majority carrier. That is, a bipolar transistor can also function as a photon detector and/or a storage container. I thought that a room in a hotel must be empty and clean before the first hotel guest arrives. So must be this transistor base region empty and clean with no guest electrons at the beginning. This transistor in a dynamic p-n-p capacitor mode is useful since it can capture, confine, and control one single electron. But as a

Yoshiaki Hagihara shared his memories of Richard Feynman, his mentor and educator at Caltech, and how he learned from him that control of electrons is at the heart of all electronic devices. As an example from his attic, he pointed to the old p-n-p-n junctions that are now incorporated in modern-day image sensors.





FIGURE 10: From CCD to the dynamic p-n-p-n diode capacitors.

Consumer Electronics from HOT Chips to COOL Chips.




Prof. J.L. Moll



Prof. W. Kosonocky





Prof. R. Fynman




Prof. C.A. Mead

student, I did not know yet how to move that single photoelectron sitting in the base region to the outside world so that we can make use of it as a signal. I had no way yet to know whether the hotel guest has arrived and is resting in the hotel room or not. We had no way yet to ask the hotel guest to come up to the hotel lobby to meet me. I had to wait a few more years (until 1970 in my senior year in college) to find the answer. We all know now it is the CCD structure that can store and transfer one single electron. With a precharge reset set gate and a source-follower circuit, a scheme invented by Walter Kosonocky. We could finally meet our hotel guest at the hotel lobby.



Metal

Capacitor



Diode

Consumer Electronics from HOT Chips to COOL Chips.

4.9 A 1ms High-Speed Vision Chip with 3D-Stacked 140GOPS Column-Parallel PEs for Spatio-Temporal Image Processing



Tomohiro Yamazaki¹, Hironobu Katayama¹, Shuji Uehara¹, Atsushi Nose¹, Masatsugu Kobayashi¹, Sayaka Shida¹, Masaki Odahara², Kenichi Takamiya², Yasuaki Hisamatsu², Shizunori Matsumoto², Leo Miyashita³, Yoshihiro Watanabe³, Takashi Izawa¹, Yoshinori Muramatsu¹, Masatoshi Ishikawa³

¹Sony Semiconductor Solutions, Atsugi, Japan


²Sony LSI Design, Atsugi, Japan

³University of Tokyo, Bunkyo, Japan

High-speed vision systems that combine high-frame-rate imaging and highly parallel signal processing enable instantaneous visual feedback to rapidly control machines over human-visual-recognition speeds.



ソニーと東京大学は1000分の1秒単位で撮影しながら画像処理する高速撮像演算チップを開発した。1秒当たりの演算回数は1400億回。撮像素子と演算素子を積層して1枚のチップにした。



撮像・演算チップ一体化

ソニー・東大 自動運転に応用



ソニーと東京大学は、0.001秒単位で撮影しながら画像処理する高速撮像演算チップを開発した。1秒当たりの演算回数は1400億回。撮像素子と演算素子を積層して1枚のチップにした。このチップは、自動運転車両のカメラに搭載され、道路の状況や他の車両の位置をリアルタイムで認識し、最適な運転経路を計算する。また、このチップは、ロボットの視覚認識にも応用され、周囲の環境を正確に認識し、適切な行動を取る。このチップの開発は、自動運転技術の進歩に大きく貢献する。また、このチップは、産業用カメラにも応用され、高速で画像処理を行う必要がある分野に活用される。このチップの開発は、画像処理技術の進歩に大きく貢献する。

Consumer Electronics from HOT Chips to COOL Chips.

Next Generation Memory

	FeRAM	MRAM	STT-MRAM	PRAM	ReRAM
信号比	10	1	6	100	10,000
微細化	$\times \Rightarrow \bigcirc$	\times	\bigcirc	\bigcirc	\bigcirc
読み出し	破壊	非破壊	非破壊	非破壊	非破壊
書換寿命	10^{12}	10^{16}	10^{16}	10^{12}	$>10^6$
書込時間	50n~100ns	10ns	<10 ns	>30 ns	<10 ns
セルサイズ	$\sim 15F^2$	$\sim 8F^2$	$\sim 8F^2$	$4F^2 \sim 6F^2$	$4F^2$

3D memory stack



TSV=through Silicon Via

Consumer Electronics from HOT Chips to COOL Chips.






Prof. James McCaldin



*Physics and
Technology of
Semiconductor
Devices
by A.S. Grove*

Consumer Electronics from HOT Chips to COOL Chips.



$$\Delta\lambda = \lambda_2 - \lambda_1 = \left(\frac{h}{m_e c} \right) (1 - \cos(\theta))$$

光からエネルギーをもらった電子

物質中の静止電子

X線(光子) 波長 λ_1


波長がずれた X線(光子) 波長 λ_2

$\hbar\omega_1$


$\hbar\omega_2$

θ


Consumer Electronics from HOT Chips to COOL Chips.





Consumer Electronics from HOT Chips to COOL Chips.



e-
自由電子




ボールがぎっしり詰まった箱




Consumer Electronics from HOT Chips to COOL Chips.


(1) 電源電圧 $V_{dd} < 0$ (順バイアス mode) の場合




(3) 電源電圧 $V_{dd} > 0$ (逆バイアス mode) の場合



(2) 電源電圧 $V_{dd} = GND = 0$ (NOバイアス mode) の場合



光を照射すると電流が流れる！







Prof. James McCaldin




*Physics and
Technology of
Semiconductor
Devices
by A.S. Grove*

Consumer Electronics from HOT Chips to COOL Chips.




1971 Intel 1101 256bit RAM

Consumer Electronics from HOT Chips to COOL Chips.



1971 Intel 1101 256bit RAM



Prof.CA Mead and myself, Sept 1972



Consumer Electronics from HOT Chips to COOL Chips.

128 bit data comparator chip designed by CalTech and fabricated in Intel, 1972.

128-Bit Multicomparator

CARVER A. MEAD, RICHARD D. PASHLEY, MEMBER, IEEE, LEE D. BRITTON, YOSHIAKI T. DAIMON,
AND STEWART F. SANDO, JR., MEMBER, IEEE

Abstract—A 128-bit multicomparator was designed to perform the search-sort function on arbitrary length data strings. Devices can be cascaded for longer block lengths or paralleled for bit-parallel, word-serial applications. The circuit utilizes a 3-phase static-dynamic shift register cell for data handling and a unique gated EXCLUSIVE-NOR circuit to accomplish the compare function. The compare operation is performed bit parallel between a “data” register and a “key” register with a third “mask” register containing DON’T CARE bits that disable the comparator. The multicomparator was fabricated using p-channel silicon-gate metal-oxide-semiconductor (MOS) technology on a 107×150 mil chip containing 3350 devices. With transistor-transistor logic (TTL) input, data rates in excess of 2 MHz have been attained. The average power dissipation was 250 mW in the dynamic mode and 300 mW in the static mode.







Fig. 1. Block diagram of multicomparator.



Prof. CA Mead and myself, Sept 1972



Consumer Electronics from HOT Chips to COOL Chips.



*Digest of
Technical
Papers,
ISSCC1974
Philadelphia.*

Charge-Coupled Devices and Applications


Chairman
Lewis M. Terman

Testimonial to the importance of the charge-transfer phenomenon is attested to by the Morris N. Liebmann and the David A. Sarnoff awards this year to the originators of the charge-coupled and bucket-brigade devices, respectively. The papers in this session concentrate on the former.



ISSCC1974 PhD Student Paper on buried channel CCD




Prof. T. C. McGill




Consumer Electronics from HOT Chips to COOL Chips.



Chip Size (cm²)




Pixel Size (μm²)



Consumer Electronics from HOT Chips to COOL Chips.

1975-1982 Engineer in CCD Imagers and Camera System
1983-1989 Engineering Manager in SRAM/DRAM/ADC
1990-1998 General manager in Sony /NVM/MCU/PS1
1998-2008 Executive Staff Sony Semiconductor
Strategic Planning PS2/PS3

***IEEE Computer Elements Workshop
@ Vail, Colorado, 1995***



Ken Kutaragi

Bob Guensey (IBM)

Mitsuo Saito (Toshiba)

Yoshiaki Hagihara


Consumer Electronics from HOT Chips to COOL Chips.

EE Development History


Graphics Synthesizer(PS2)

1998 to 2004


EE#2



EE#3



EE#4



EE+GS



EE#1 CMOS1S
(250nm node
Process)
14.10x17.00mm²

CMOS1S
(250nm node
Process)
15.02x15.05mm²

CMOS2
(180nm node
Process)
10.57x10.46mm²

CMOS3P
(130nm node
Process)
8.53x8.74mm²

CMOS4
(90nm node
Process)
12.67x6.85mm²

Consumer Electronics from HOT Chips to COOL Chips.



PS3 Cell Processor Chip Size scaling




PS3 2005 model




Cell B.E. 90nm, 65nm, 45nm

90nm Cell B.E.




90nm
Area 235.48mm²
100%
W 19.17mm
H 12.29mm
SPE 14.76mm²
PPE 26.86mm²

65nm Cell B.E.




65nm
Area 174.61mm²
74.2%
W 15.59mm
H 11.20mm
SPE 11.08mm²
PPE 19.60mm²

45nm Cell B.E.




45nm
Area 115.46mm²
49%
W 12.75mm
H 9.06mm
SPE 6.47mm²
PPE 11.32mm²

Logical Hardware Block Diagram




Consumer Electronics from HOT Chips to COOL Chips.

Topology of ERS-110



Consumer Electronics from HOT Chips to COOL Chips.


Topology of SDR-3x




Consumer Electronics from HOT Chips to COOL Chips.

Pedestrian and Vehicle counter system

CdS Photo Cell IR sensor system block




街中での通行人の映像




Consumer Electronics from HOT Chips to COOL Chips.


光伝導Cell (CdS) Sensor System 例



光伝導Cell (CdS) Sensor




相対Pulse遅延判定回路





2つのPulse信号のうちどちらが早いかを判定するCMOSデジタル回路。

アナログ信号比較回路 (単純な 1 bit の A/D変換器)




CMOS回路で構成されたアナログ信号比較回路



“Cool chips for the next decade”

**A cool chip can be created by
low power efforts on
the device, circuit and system architecture.**




see <http://www.aiplab.com/>

Consumer Electronics from HOT Chips to COOL Chips.

“Cool chips for the next decade”

A cool chip can be created by
low power efforts on
the device, circuit and system architecture.



Consumer Electronics from HOT Chips to COOL Chips.