

IEEE Symposium on Low-Power and High-Speed Chips

COOL Chips 20

YokohamaJoho Bunka Center, Yokohama, Japan (Yokohama Media & Communications Center)

April 19-21, 2017

Panel Discussion

Topics: "Cool chips for the next decade"




Yoshiaki Hagiwara

http://www.aiplab.com/hagiwara-yoshiaki@aiplab.com

A cool chip can be created by low power efforts on the device, circuit and system architecture.

0

A cool chip can be created by low power efforts on the device, circuit and system architecture.



A cool chip can be created by low power efforts on the device, circuit and system architecture.

```
2017 10 nm

2019 7 nm


2021 5 nm

2023 ~4 nm


2025 ~3 nm

2027 ~2 nm ---- 20 Å = 20 atoms!
```

A cool chip can be created by low power efforts on the device, circuit and system architecture.



A cool chip can be created by low power efforts on the device, circuit and system architecture.



A cool chip can be created by low power efforts on the device, circuit and system architecture.





A cool chip can be created by low power efforts on the device, circuit and system architecture.



Prof. C.A.Mead

A cool chip can be created by low power efforts on the device, circuit and system architecture.

International Solid State Circuits Conference

1954-2013





A cool chip can be created by low power efforts on the device, circuit and system architecture.

International Solid State Circuits Conference

1954-2013










Kazuo Iwama in ICTC (ISSCC) 1954
Attendee List @ University of Pennsylvania, Philadelphia

A cool chip can be created by low power efforts on the device, circuit and system architecture.

Kazuo Iwama (Sony) @ Tokyo Press Conference 1978







Kazuo Iwama in ICTC (ISSCC) 1954


Attendee List @ University of Pennsylvania, Philadelphia

A cool chip can be created by low power efforts on the device, circuit and system architecture.


Kazuo Iwama (Sony) @ Tokyo Press Conference 1978




570H x 498V One-Chip FT CCD Color Imager, 1978



A cool chip can be created by low power efforts on the device, circuit and system architecture.




570H x 498V One-Chip FT CCD Color Imager, 1978




highly light sensitive P+NP (HAD) sensor, 1975

Consumer Electronics from HOT Chips to COOL Chips.


A cool chip can be created by low power efforts on the device, circuit and system architecture.






nighly light sensitive P+NP (HAD) sensor, 1975

A cool chip can be created by low power efforts on the device, circuit and system architecture.




A cool chip can be created by low power efforts on the device, circuit and system architecture.



A cool chip can be created by low power efforts on the device, circuit and system architecture.

XC-1 1980 Two-Chip Color Video Camera <ICX008>
2/3 Inch 120K Pixel
IT CCD Imager designed





Technical Report represented at Japan SSD conference Tokyo, May 1978 all solid state = robustness



Yoshiaki Higihara: The p-n-p-n Diode in Future Linear Motor Cars and in Modern Imagers

John Louis Moll (1921-2011) was studying a p-n-p-n diode switch in his Ph.D. dissertation work when the first ISSCC was held in 1954. In a normal operation mode, this device works as a thyristor, which can drive a large current and is the key device structure of an IGBT applied for a linear motor car of the future (see Figure 9). In a dynamic operation mode, this device may work as a simple p-n-p-n dynamic capacitance that can detect and store one single electron, which is a key device structure of the modern image sensor (see Figure 10).

I recall, when I was taking his physics course at Caltech, that Feynman once said that an electron is always free, moving around rapidly in free space, even in solid, and it




FIGURE 91 Consumer Electronics from HOT Chips to COOL Chips.




Yoshi Hagihara, Eric Vittoz and Bob Brodersen.

never stops. It is very hard to catch an electron because we do not know exactly where it is. Our civilization today is based on a technology that controls electrons, down to a single one.


Imagine a photon incident to a bipolar transistor base region. The photon energy creates an electronhole pair. And the photo-electron can be stored in the base region as one single majority carrier. That is, a bipolar transistor can also function as a photon detector and/or a storage container. I thought that a room in a hotel must be empty and clean before the first hotel guest arrives. So must be this transistor base region empty and clean with no guest electrons at the beginning. This transistor in a dynamic p-n-p capacitor mode is useful since it can capture, confine, and control one single electron. But as a

Yoshiaki Hagihara shared his memories of Richard Feynman, his mentor and educator at Caltech, and how he learned from him that control of electrons is at the heart of all electronic devices. As an example from his attic, he pointed to the old p-n-p-n junctions that are now incorporated in modern-day image sensors.



Consumer Electronics from HOT Chips to COOL Chips.








Prof. R. Fynman

student, I did not know yet how to move that single photoelectron sitting in the base region to the outside world so that we can make use of it as a signal. I had no way yet to know whether the hotel guest has arrived and is resting in the hotel room or not. We had no way yet to ask the hotel guest to come up to the hotel lobby to meet me. I had to wait a few more years (until 1970 in my senior year in college) to find the answer. We all know now it is the CCD structure that can store and transfer one single electron. With a precharge reset set gate and a source-follower circuit, a scheme invented by Walter Kosonocky. We could finally meet our hotel guest at the hotel lobby.



Consumer Electronics from HOT Chips to COOL Chips.

ISSCC 2017 / SESSION 4 / IMAGERS / 4.9

4.9 A 1ms High-Speed Vision Chip with 3D-Stacked 140GOPS Column-Parallel PEs for Spatio-Temporal Image Processing

Tomohiro Yamazaki¹, Hironobu Katayama¹, Shuji Uehara¹, Atsushi Nose¹, Masatsugu Kobayashi¹, Sayaka Shida¹, Masaki Odahara², Kenichi Takamiya², Yasuaki Hisamatsu², Shizunori Matsumoto², Leo Miyashita³, Yoshihiro Watanabe³, Takashi Izawa¹, Yoshinori Muramatsu1, Masatoshi Ishikawa3


¹Sony Semiconductor Solutions, Atsugi, Japan


²Sony LSI Design, Atsugi, Japan


³University of Tokyo, Bunkyo, Japan

CIS

High-speed vision systems that combine high-frame-rate imaging and highly parallel signal processing enable instantaneous visual feedback to rapidly control machines over human-visual-recognition speeds.









Next Generation Memory


	FeRAM	MRAM	STT-MRAM	PRAM	ReRAM
信号比	10	1	6	100	10,000
微細化	×⇒○	×	0	0	0
読み出し	破壊	非破壊	非破壊	非破壊	非破壊
書換寿命	10 ¹²	10 ¹⁶	10 ¹⁶	10 ¹²	>106
書込時間	50n~100ns	10ns	<10ns	>30ns	<10ns
セルサイズ	~15F ²	~8F ²	~8F ²	4F ² ~6F ²	4F ²

3D memory stack







TSV=through Silicon Via




Consumer Electronics from HOT Chips to COOL Chips.




Consumer Electronics from HOT Chips to COOL Chips.




Consumer Electronics from HOT Chips to COOL Chips.




Consumer Electronics from HOT Chips to COOL Chips.






Consumer Electronics from HOT Chips to COOL Chips.



1971 Intel 1101 256bit RAM Consumer Electronics from HOT Chips to COOL Chips.



Physics and Technology of Semiconductor Devices by A.S. Grove

Prof.CA Mead and myself, Sept 1972




1971 Intel 1101 256bit RAM

128 bit data comparator chip designed by CalTech and fabricated in Intel, 1972.

128-Bit Multicomparator

CARVER A. MEAD, RICHARD D. PASHLEY, MEMBER, IEEE, LEE D. BRITTON, YOSHIAKI T. DAIMON, AND STEWART F. SANDO, JR., MEMBER, IEEE

Abstract—A 128-bit multicomparator was designed to perform the search-sort function on arbitrary length data strings. Devices can be cascaded for longer block lengths or paralleled for bit-parallel, word-serial applications. The circuit utilizes a 3-phase static-dynamic shift register cell for data handling and a unique gated exclusive-non circuit to accomplish the compare function. The compare operation is performed bit parallel between a "data" register and a "key" register with a third "mask" register containing pon't care bits that disable the comparator. The multicomparator was fabricated using p-channel silicongate metal-oxide-semiconductor (MOS) technology on a 107 × 150 mil chip containing 3350 devices. With transistor-transistor logic (TTL) input, data rates in excess of 2 MHz have been attained. The average power dissipation was 250 mW in the dynamic mode and 300 mW in the static mode.







Fig. 1. Block diagram of multicomparator.

22 OPERATIONAL VOLTAGES: V_{DO} vs V₄ 20 16 7 12 7 12 7 10 7 12 14 16 18 20 22 24 V_{CC}-V_{DO} (VOLTS)

Prof.CA Mead and myself, Sept 1972



Consumer Electronics from HOT Chips to COOL Chips.



Prof. T. C. McGill


Charge-Coupled Devices and Applications


Chairman

Lewis M. Terman

Testimonial to the importance of the charge-transfer phenomenon is attested to by the Morris N. Liebmann and the David A. Sarnoff awards this year to the originators of the charge-coupled and bucket-brigade devices, respectively. The papers in this session concentrate on the former.


ISSCC1974 PhD Student Paper on buried channel CCD








EE Development History




EE#1 CMOS1S (250nm node Process) 14.10x17.00mm² CMOS1S (250nm node Process) 15.02x15.05mm² CMOS2 (180nm node Process) 10.57x10.46mm² CMOS3P (130nm node Process) 8.53x8.74mm² CMOS4 (90nm node Process) 12.67x6.85mm²



PS3 Cell Processor Chip Size scaling




PS3 2005 model



Cell B.E. 90nm, 65nm, 45nm


Consumer Electronics from HOT Chips to COOL Chips.


Logical Hardware Block Diagram




Consumer Electronics from HOT Chips to COOL Chips.

Topology of ERS-110






Consumer Electronics from HOT Chips to COOL Chips.




街中での通行人の映像







Consumer Electronics from HOT Chips to COOL Chips.

光伝導Cell (CdS) Sensor System 例







相対Pulse遅延判定回路




アナログ信号比較回路 (単純な1bit の A/D変換器)




CMOS回路で構成されたアナログ信号比較回路





A cool chip can be created by low power efforts on the device, circuit and system architecture.



A cool chip can be created by low power efforts on the device, circuit and system architecture.

