


## Difference of Buried Photodiode and Pinned Photodiode

Figure 5 does not have the P+ channel stop nearby.

### Buried Photodiode



Serious Image Lag Problem

### NEC IEDM1982 Paper





Fig.5. P+NP+ structure photodiode  
(a) Unit cell cross sectional view

## NEC IEDM1982 Paper reported Image Lag

Figure 6 shows that there is still image lag at the CTG gate voltage of > 10 volt.




There is still image lag at the CTD gate voltage more than 10 volt.

Fig.6. Storageable electrons vs. transfer gate channel potential, and decay lag vs. transfer gate channel potential in the P+NP+ structure photodiode

## A long P+ Surface Stripe also has a serious RC delay.


### Pinned Photodiode Must Have the Grounded P+ Channel Stops Nearby.

#### Buried Photodiode



Serious Image Lag Problem

#### Pinned Photodiode



No Image Lag Problem

The resistivity  $\rho$  of the P+ hole accumulation layer is given by

$$\rho = R \cdot W \cdot d / L$$

In the 2/3 inch optical lens system, we have the optical image size of 8.8 mm (H) x 6.6 mm (V) which was a common size in 1980s. Hence, we then have  $L = 6.6 \text{ mm} = 6600 \mu\text{m}$

The short wave blue light cannot penetrate more than  $d = 0.2 \mu\text{m}$  into the silicon crystal in depth. Hagiwara reported in SSDM1978 paper  $Q_d = 2 \times 10^{13} \text{ cm}^{-2}$  which gives  $N_d = Q_d / d = 1 \times 10^{18} \text{ cm}^{-3}$

For  $N_d = 1 \times 10^{18} \text{ cm}^{-3}$ , we have  $\rho = 0.04 \text{ ohm cm} = 400 \text{ ohm } \mu\text{m}$

$$RC = \{ L \rho / (W \cdot d) \} \{ \epsilon W \cdot L / X_o \} = \epsilon \rho L^2 / (d X_o)$$

We have  $\epsilon = 216 \text{ e/volt } \mu\text{m}$  for silicon oxide and  $e = 1.6 \times 10^{-19} \text{ Coulomb}$

$$RC = (216) (1.6 \times 10^{-19}) (400)(6600)(6600) / (0.2)/(0.1) \text{ sec}$$

$RC = 30.1 \mu\text{sec}$  while one frame is  $1/60 \text{ sec} = 16.7 \text{ msec}$  and the Vertical CCD register clock period is  $16.7/500 = 33.4 \mu\text{sec}$

Hence RC delay time may not be ignored and surface P+ may be floating ?