
Image Sensor Story

Yoshiaki Hagiwara AIPS



























Back-illuminated CIS





























Back-illuminated CIS









(1) Photon to Electric Charge Converter (PECD)

N+P single junction P+NP double junction P+NPN triple junction

(2) Charge Transfer Device (CTD)

●MOS type ●CCD type ●Active Pixel (In Pixel Current Amp + CDS + ADC) CMOS








Front-illuminated CIS



Back-illuminated CIS



d





Analog TV $800H \times 500 V = 400,000 pixels$

CCD Charge Transfer Efficiency < 99.999%

recognize the signal **CCD** Charge Transfer 500H MAX 800H +500H = 1300 Transfers 0.001 % x 1300= 1.3% Signal Loss **Output Circuit** 800H

loss and noise of less than 3 %.


Human Eyes cannot




Digital TV6000H x 4000 V = 24,000,000 pixels


Human Eyes cannot

CCD Charge Transfer Efficiency < 99.999%






S/N Ratio




Frame Rate




Dynamic Range




Shutter




Color Reality



(1) N+P junction Photodiode in 1960s




Parasitic Oxide Capacitor Cpox




$$lds = K (Vs - Vch)^2$$

As
$$(Vs - Vch) \rightarrow 0$$


 $Ids \rightarrow 0$




(1) N+P junction Photodiode in 1960s



More Problem
Poor Blue Light Sensitivity Problem




Single Junction N+P type Solar Cell also has a very poor short wave blue light sensitivity.




16

(1) N+P junction Photodiode in 1960s (2) Transparent Electrode CCD/MOS Photo Capacitor (1980) Light SiO2 N+ e- e- e- CTD Bad Image Lag Psub





(2) Transparent Electrode CCD/MOS Photo Capacitor (1980)






 CCD/MOS Dynamic Photo Capacitor with no image lag for action pictures with Electric Shutter Function XC-1 1980 Two-Chip Color Video Camera on ANA 747 Jumbo Jet



all solid state = robustness




(3) P+NPNsub 接合型 Photodiode **Hole Accumulation Diode (HAD)**

(4) P+PNP 接合型 Photodiode


(5) P+PNPN接合型 Photodiode Global Shutter Buffer MOS Memory Global Shutter Buffer MOS Memory

19





(2) Transparent Electrode CCD/MOS Photo Capacitor (1980)




(3) P+NPNsub 接合型 Photodiode **Hole Accumulation Diode (HAD)**

(4) P+PNP 接合型 Photodiode

(5) P+PNPN接合型 Photodiode Global Shutter Buffer MOS Memory Global Shutter Buffer MOS Memory

20



● P+NPNsub Pinned Photodiode (JAP 1975-134985)


with VOD function and No Image Lag by Hagiwara (1975)

● NPNsub with VOD function (JAP 1978-1971)

by Yamada at Toshiba (1978)

● PNPsub Buried Photodiode (JAP 1980-138026)

by Teranish at Toshiba (1978)



P+ 表面はピン留めされている。

21

Pwell

Comparison of Various Light Detecting Photo Sensor Structures

type feature	Classical N+Psub Photodiode	Surface Channel CCD	Buried Channel CCD	Yamada 1978 NPNsub	Teranishi 1980 PNPsub	Hagiwara 1975 PNPNsub
Blue Light Sensitivity	Δ	х	х	0	0	0
Low Image Lag	х	0	0	х	0	0
Surface Dark Current	0	х	х	х	0	0
Surface Trap Noise	0	х	0	х	0	0
Vertical OFD (VOD)	х	х	х	0	х	0
Electrical Shutter	х	х	х	х	х	0

The actual 1978 Sony HAD sensor has the P+PN+Psub Junction type Pinned Photodiode (PPD) sensor structure for the excellent short wave blue light sensitivity.






Fig. 7. Relative spectrum response. The relative response of the bipolar-type SiO₂-P2-N1-P1-SUB structure is compared with poly-SiO₂-N2-P(SUB) structures of the polysilicon thickness of 50 and 150 nm.


(0) Original N+P junction type Photo Sensor with very poor short wave blue light sensitivity



(1) Bip PNPsub junction type Photo Sensor with excellent short wave blue light sensitivity





(2,3) MOS Capacitor type Photo Sensor with fairly good short wave blue light sensitivity




Yoshiaki Hagiwara,"High Density and High Quality Frame Transfer CCD Imager with Very Low Smear, Low Dark Current and Very High Blue Sensitivity", IEEE Transaction on Electron Devices, Vol 43, no. 12, December 1996 http://www.aiplab.com/P1996_Pinned_Photodidoe_used_in_Sony_1980_FT_CCD_Image_Sensor.pdf

The N+PNP junction type Dynamic Photo Transistor Structure Pinned Photodiode and Sony Hole Accumulation Diode (HAD) with the vertical overflow drain (VOD) function invented by Hagiwara at Sony in 1975








23

Hagiwara's Lab Note at Sony in February 1975

In 1975 at Sony, Yoshiaki Hagiwara filed three Japanese patents JPA1975-127646, JPA1975-127647 and JPA1975-134985 on the Pinned Surface Photodiode with the VOD function which is later called as Sony Hole Accumulation Diode (HAD). Hagiwara did not file a patent on the SiO2 device isolation but this lab note shows that Hagiwara had an idea of forming the Shallow Trench Isolation by the Local Oxidation Method, which was hinted by the LOCOS isolation in 1970s.


(1) Light (Jc) VOD (Je) type Pinned Photodiode



Hagiwara invented in 1975 the in-pixel vertical overflow drain (VOD) in PNP Pinned Photodiode.

Image Sensor Story


(2) Light (Je) VOD (Jc) type Pinned Photodiode



Hagiwara invented in 1975 the in-pixel vertical overflow drain (VOD) in PNP Pinned Photodiode.

Image Sensor Story


(3) Light (Jc) VOD (Jc) type Pinned Photodiode



Hagiwara invented in 1975 the in-pixel vertical overflow drain (VOD) in PNP Pinned Photodiode.

Image Sensor Story


(4) Light (Je) VOD (Je) type Pinned Photodiode



Hagiwara invented in 1975 the in-pixel vertical overflow drain (VOD) in PNP Pinned Photodiode.

Image Sensor Story

(4) Light (Je) VOD (Je) type Pinned Photodiode



Light(Je) type Pinned Photodiode

Je side is used for light illumination

VOD(Je) type Pinned Photodiode

Je side is used for VOD action

PPD needs P+ Channel Stops.




Fig. 5 of the Japanese Patent Application JPA 1975-134985 shows the P+NP double junction type Pinned Photodiode with the VOD function




Fig. 5 of the Japanese Patent Application JPA 1975-134985 shows the P+NP double junction type Pinned Photodiode with the VOD function




Fig. 5 of the Japanese Patent Application JPA 1975-134985 shows the P+NP double junction type Pinned Photodiode with the VOD function




Fig. 5 of the Japanese Patent Application JPA 1975-134985 shows the P+NP double junction type Pinned Photodiode with the VOD function




Fig. 5 of the Japanese Patent Application JPA 1975-134985 shows the P+NP double junction type Pinned Photodiode with the VOD function





Fig. 5 of the Japanese Patent Application JPA 1975-134985 shows the P+NP double junction type Pinned Photodiode with the VOD function PPD needs P+ Channel Stops.







Fig. 5 of the Japanese Patent Application JPA 1975-134985 shows the P+NP double junction type Pinned Photodiode with the VOD function







Fig. 5 of the Japanese Patent Application JPA 1975-134985 shows the P+NP double junction type Pinned Photodiode with the VOD function



SONY HAD (Pinned Photodiode) Publications at the International Solid State Device Conference in 1978 and the Tokyo & New York SONY Press Conference in 1980

The original Pinned Photodiode (PPD) structure was invented by Hagiwara at Sony in 1975.

The first one-chip color video camera with a FT CCD image sensor with P+NP junction type
Pinned Photodiode (PPD) was reported by Sony in 1980 at Tokyo Press Conference by Iwama
Kazuo of Sony president, and at New York Press conference by Morita Akio of Sony chairman.

Sony original 570H x 498 V one-chip FT CCD Image Sensor with Pinned Photodiode, July 1980



On July 1980, Iwama Kazuo at Sony Tokyo Press Conference and Morita Akio at New York Press Conference announced the one chip CCD video camera with the 8 mm VTR in one box.

See the Original 1978 Publication of the Pinned Photodiode Sensor

Y. Daimon-Hagiwara, M. Abe, and C. Okada, "A 380Hx488V CCD imager with narrow channel transfer gates," Proceedings of the 10th Conference on Solid State Devices, Tokyo, 1978; Japanese Journal of Appllied Physics, vol. 18, supplement 18–1, pp. 335–340, 1979

High quality picture of SONY CMOS Imager is also based on SONY HAD (Pinned Photodiode).

37

Image Sensor Story


invented by Hagiwara at Sony in Japanese Patent 1975-134985.

Filed 1975/11/10 File 1975-134985 Public 1977/05/13 Public 1975-058414 Grant 1983/10/19


Patent Claim in English Translation

(1) In the semiconductor substrate (Nsub), the first region(Pwell) of the first impurity type is formed, (2) on which, the second region (N) of the second impurity type is formed. (3) The charge (e-) from the light collecting part (N/Pwe Junction) is transferred to the adjacent charge transfer device (CTD). (4) Both are placed along the main surface of the semiconductor substrate. (4) Light(Je)VOD(Jc) (5) In the solid stare image sensor so defined, a rectifying Emitter junction (Je) is formed on the second region (N) of the light collecting part (N/Pwell), (6) forming a PNP Junction type transistor structure with the N/Pwell junction as Collector junction (Jc). (7) The charge, stored in the Base region (N) according to the illuminated light intensity, is transferred to the adjacent CTD. The solid state image sensor so defined is in the scope of this patent claim.

(4) Light (Je) VOD (Je) type Pinned Photodiode



(1) Light(Jc) VOD(Je)



Visit https://www.j-platpat.inpit.go.jp/ and type Japanese Patent Number 1975-134985


invented by Hagiwara at Sony in Japanese Patent 1975-134985.


Filed 1975/11/10 File 1975-134985 Public 1977/05/13 Public 1975-058414 Grant 1983/10/19

Patent Claim in English Translation

(1) In the semiconductor substrate (Nsub), the first region(Pwell) of the first impurity type is formed, (2) on which, the second region (N) of the second impurity type is formed. (3) The charge (e-) from the light collecting part (N/Pwe Junction) is transferred to the adjacent charge transfer device (CTD). (4) Both are placed along the main surface of the semiconductor substrate. (4) Light(Je)VOD(Jc) (5) In the solid stare image sensor so defined, a rectifying Emitter junction (Je) is formed on the second region (N) of the light collecting part (N/Pwell), (6) forming a PNP Junction type transistor structure with the N/Pwell junction as Collector junction (Jc). (7) The charge, stored in the Base region (N) according to the illuminated light intensity, is transferred to the adjacent CTD. The solid state image sensor so defined is in the scope of this patent claim.

(1) Light (Jc) VOD (Je) type Pinned Photodiode






invented by Hagiwara at Sony in Japanese Patent 1975-134985.

File 1975-134985 Filed 1975/11/10 Public 1975-058414 Public 1977/05/13 Grant 1983/10/19

Patent Claim in English Translation

In the semiconductor substrate (Nsub),

(1) Light (Jc) VOD (Je) type Pinned Photodiode



(4) Light(Je)VOD(Jc)

(1) Light(Jc) VOD(Je)

Nsub

Nsub


Visit https://www.j-platpat.inpit.go.jp/ and type Japanese Patent Number 1975-134985

invented by Hagiwara at Sony in Japanese Patent 1975-134985.

File 1975-134985 Filed 1975/11/10 Public 1975-058414 Public 1977/05/13 Grant 1983/10/19

Patent Claim in English Translation

 In the semiconductor substrate (Nsub), the first region(Pwell) of the first impurity type is formed, (1) Light (Jc) VOD (Je) type Pinned Photodiode



(4) Light(Je)VOD(Jc)

(1) Light(Jc) VOD(Je)

Pwell Nsub Nsub


Pwell

invented by Hagiwara at Sony in Japanese Patent 1975-134985.


File 1975-134985 Filed 1975/11/10 Public 1975-058414 Public 1977/05/13 Grant 1983/10/19


Patent Claim in English Translation

(1) In the semiconductor substrate (Nsub), the first region (Pwell) of the first impurity type is formed, (2) on which, the second region (N) of the second impurity type is formed. (1) Light (Jc) VOD (Je) type Pinned Photodiode



(4) Light(Je)VOD(Jc)






invented by Hagiwara at Sony in Japanese Patent 1975-134985.


File 1975-134985 Filed 1975/11/10 Public 1975-058414 Public 1977/05/13 Grant 1983/10/19

Patent Claim in English Translation

(1) In the semiconductor substrate (Nsub), the first region(Pwell) of the first impurity type is formed, (2) on which, the second region (N) of the second impurity type is formed. (3) The charge (e-) from the light collecting part (N/Pwell Junction) is transferred to the adjacent charge transfer device (CTD). (1) Light (Jc) VOD (Je) type Pinned Photodiode



(4) Light(Je)VOD(Jc)




invented by Hagiwara at Sony in Japanese Patent 1975-134985.


Filed 1975/11/10 File 1975-134985 Public 1977/05/13 1975-058414 Public Grant 1983/10/19

Patent Claim in English Translation

(1) In the semiconductor substrate (Nsub), the first region(Pwell) of the first impurity type is formed, (2) on which, the second region (N) of the second impurity type is formed. (3) The charge (e-) from the light collecting part (N/Pwe Junction) is transferred to the adjacent charge transfer device (CTD). (4) Both are placed along the main surface of the semiconductor substrate. (4) Light(Je)VOD(Jc)

(1) Light (Jc) VOD (Je) type Pinned Photodiode






invented by Hagiwara at Sony in Japanese Patent 1975-134985.


Filed 1975/11/10 File 1975-134985 Public 1977/05/13 1975-058414 Public Grant 1983/10/19

Patent Claim in English Translation

(1) In the semiconductor substrate (Nsub), the first region(Pwell) of the first impurity type is formed, (2) on which, the second region (N) of the second impurity type is formed. (3) The charge (e-) from the light collecting part (N/Pwe Junction) is transferred to the adjacent charge transfer device (CTD). (4) Both are placed along the main surface of the semiconductor substrate. (4) Light(Je)VOD(Jc) (5) In the solid stare image sensor so defined, a rectifying Emitter junction (Je) is formed on the second region (N) of the light collecting part (N/Pwell),

(1) Light (Jc) VOD (Je) type Pinned Photodiode






invented by Hagiwara at Sony in Japanese Patent 1975-134985.


Filed 1975/11/10 File 1975-134985 Public 1977/05/13 1975-058414 Public Grant 1983/10/19

Patent Claim in English Translation

(1) In the semiconductor substrate (Nsub), the first region(Pwell) of the first impurity type is formed, (2) on which, the second region (N) of the second impurity type is formed. (3) The charge (e-) from the light collecting part (N/Pwe Junction) is transferred to the adjacent charge transfer device (CTD). (4) Both are placed along the main surface of the semiconductor substrate. (4) Light(Je)VOD(Jc) (5) In the solid stare image sensor so defined, a rectifying Emitter junction (Je) is formed on the second region (N) of the light collecting part (N/Pwell), (6) forming a PNP Junction type transistor structure with the N/Pwell junction as Collector junction (Jc).

(1) Light (Jc) VOD (Je) type Pinned Photodiode






invented by Hagiwara at Sony in Japanese Patent 1975-134985.


Filed 1975/11/10 File 1975-134985 Public 1977/05/13 Public 1975-058414 Grant 1983/10/19

Patent Claim in English Translation

(1) In the semiconductor substrate (Nsub), the first region(Pwell) of the first impurity type is formed, (2) on which, the second region (N) of the second impurity type is formed. (3) The charge (e-) from the light collecting part (N/Pwe Junction) is transferred to the adjacent charge transfer device (CTD). (4) Both are placed along the main surface of the semiconductor substrate. (4) Light(Je)VOD(Jc) (5) In the solid stare image sensor so defined, a rectifying Emitter junction (Je) is formed on the second region (N) of the light collecting part (N/Pwell), (6) forming a PNP Junction type transistor structure with the N/Pwell junction as Collector junction (Jc). (7) The charge, stored in the Base region (N) according to the illuminated light intensity, is transferred to the adjacent CTD. The solid state image sensor so defined is in the scope of this patent claim.


(1) Light (Jc) VOD (Je) type Pinned Photodiode






invented by Hagiwara at Sony in Japanese Patent 1975-134985.

(4) Light (Je) / VOD (Je) type




Light(Je) Je side is used for light illumination VOD(Jc) Jc side is used for VOD action

(4) Light (Je) VOD (Je) type Pinned Photodiode




(1) Light (Jc) VOD (Je) type Pinned Photodiode



(4) Light(Je)VOD(Jc)

(1) Light(Jc) VOD(Je)




Visit https://www.j-platpat.inpit.go.jp/ and type Japanese Patent Number 1975-134985

Finally the Sony-Fairchild Patent Wat(1991-2000) ended over the Sony HAD Sensor which is identical to the P+NPNsub junction type Pinned Photodiode with Vertical Overflow Drain, originally invented by Hagiwara at Sony in 1975.

SONY 2000年度 \$8許第1215101号 因体摄像装置 曹保明は卓越した創造性および先見性により 会社に対し顕著な貢献がありましたので 発明考案規定に基づき ここに本質を贈りこれを賞します 2001年4月26日 ソニー株式会社

And finally Hagiwara received for his 1975-134985 Japanese Patent officially, the First Patent Award from Mr. Ando, Sony president in April, 2001 after more 26 years of struggles since his invention.




Japanese Patent JPA 1977-126885 on Electrical Shutter Clocking Scheme invented by Y. Hagiwara, S. Ochi and T. Hashimoto in 1977.

Fig. 3 CCD/MOS Photo Capacitor


CTG CCD OFD: CCD OFD Fig. 8 Gamma Control Mode CTG: Punch-thru CCD Fig. 12 Electric Shutter Mode 新 12 图 **Complete Charge Transfer OFD** and no image lag

Pinned Photodiode with VOD function

The electric shutter clocking scheme with the complete draining of signal charge with the no image lag feature can be achieved by controlling the overflow drain (OFD) punch-thru voltage.



The Pinned Photodiode (Sony Original HAD sensor) Structure



(from SONY Product Catalog)

Electric Shutter Basic Patent Award from Sony President Idei to Yoshiaki Hagiwara for Japanese Patent 1977-126885 by Hagiwara



P+P Doping Slope Barrier Potential VB




Image Sensor Story





Image Sensor Story

Japanese Patent 1975-127646

N+NP+NP junction type Buried Pinned Photodiode with Built-in MOS Capacitor Buffer Memory Global Shutter Function and the surface N+N doping slope Barrier Electric Field Photo Pair Generation

The First Japanese PPD Patent Application JPA 1975-127646 was applied for the back light illumination type Pinned Photodiode (PPD) image sensors with the CCD/MOS capacitor type buffer memory for Global Shutter Function which is a very important function needed for Modern CMOS Image Sensors.



Double Junction Dynamic Photo Transistor (PPD) invented in 1975 by Hagiwara at Sony.

Triple Junction Dynamic Photo Thyristor (HAD) invented in 1975 by Hagiwara at Sony.


See Japanese Patent Application JPA 1975-127646, 1975-127647 and 1975-134985

Global Shutter Japanese Patent 1975-127647

Complete Charge Transfer Mode No Image Lag

N+NP+N junction type Buried Pinned Photodiode No Image Lag
with Built-in MOS Capacitor Buffer Memory Global Shutter Function
and the surface N+N doping slope Barrier Electric Field Photo Pair Generation

This Japanese PPD Patent Application JPA 1975-127647 was also applied for the back light illumination type Pinned Photodiode (PPD) image sensors with the CCD/MOS capacitor type buffer memory for Global Shutter Function which is a very important function needed for Modern CMOS Image Sensors.



Double Junction Dynamic Photo Transistor (PPD) invented in 1975 by Hagiwara at Sony.

Triple Junction Dynamic Photo Thyristor (HAD) invented in 1975 by Hagiwara at Sony.

See Japanese Patent Application JPA 1975-127646, 1975-127647 and 1975-134985

Japanese Patent 1975-134985

Pinned Photodiode and Sony Hole Accumulation Diode (HAD)


Pinned Surface Double Junction P+NP Dynamic Photo Transistor in the silicon substrate (Nsub) Pinned Photodiode with the vertical overflow drain (VOD) function in the silicon substrate (Nsub)

PNPN junction Transistor type Pinned Photodiode

Visit https://www.j-platpat.inpit.go.jp/ and put the patent number 1975-134985

1975-134985 Japanese Patent 1975-134985 1977/05/13 1975-058414 1983/10/19 Fig. 6 Patent Claim in English Translation (1) In the semiconductor substrate (Nsub), the first region(P1) of the first impurity type is formed, (2) on which, the second region (N) of the second impurity type is formed. (3) The charge (e-) from the light collecting part (N) is is transferred to the adjacent charge transfer device (CTD). (4) Both are placed along the main Potential Well surface of the semiconductor substrate. (5) In the solid stare image sensor so defined, a rectifying SiO2 Vsub Emitter junction (Je) is formed on the second Nsub region (N) of the light collecting part (N). And (6) Collector junction (Jc) is formed by the VOD Pwell P2 second region (N) and the first region (P1), forming a transistor structure (P2NP1) (7) Photo charge is stored in the Base region (N) according to the P1

Most CCD Image sensors and CMOS Image sensors today are applied with the combination of the vertical overflow drain (VOD) and Pinned Photodiode.



In 1975 Yoshiaki Hagiwara at Sony proposed using a PNP transistor as the photodetector which is the combination of the VOD and Pinned Photodiode.

By providing a P + layer (emitter) for the light incident section, the sensor electrode that covers the entire light receiving surface of the photodiode can be eliminated, greatly improving the light sensitivity. This P + layer was also a proposal to reduce the dark current and image lag which became the basis of the pinned photodiode

Yoshiaki Hagiwara, Japanese Patent JP 1975-134985

illuminated light intensity, and transferred to

defined is in the scope of this patent claim.

the adjacent CTD. The solid state image sensor so

Double Junction Dynamic Photo Transistor (PPD) invented in 1975 by Hagiwara at Sony.

https://www.shmj.or.jp/english/pdf/dis/exhibi1005E.pdf

Triple Junction Dynamic Photo Thyristor (HAD) invented in 1975 by Hagiwara at Sony.


See Japanese Patent Application JPA 1975-127646, 1975-127647 and 1975-134985

CTG


SiO2

VOD may be grounded.


(1) Bucket Brigate Device (BBD)




(2) Surface Channel CCD




(3) Buried Channel CCD



(3) Pinned Photodiode reported at SSDM 1978




Narrow Charge Transfer Gate (CTG) and Pinned Photodiode (PPD) with the adjacent P+ channel stops



The first Pinned Photodiode(PPD) developed in 1978 by Hagiwara and reported at SSDM1978 in Tokyo.

Light CTG Light



The most important idea of the P+NP Double Junction Buried Pinned Photodiode proposed by Hagiwara in the 1975-134985 Japanese Patent Application is the virtual complete charge transfer operation with no image lag which does not need the conventional double polysilicon overlapping CCD process with very poor productivity.





Image Sensor Story

See the Japanese Patent 1975-134985 for the original invention of the Pinned Photodiode

High-Density and High-Quality Frame Transfer CCD Imager with Vey Low Smear, Low Dark Current, and Very High Blue Sensitivity


Yoshiaki Hagiwara

IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 43, NO. 12, DEC 1996



(1) Hagiwara 1975 P+NP PPD (2) Hagiwara 1978 P+NP PPD (3) Henecek 1979 P+NP PPD

The most important idea of the P+NP Double Junction Buried Pinned Photodiode proposed by Hagiwara in the 1975-134985 Japanese Patent Application is the virtual complete charge transfer operation with no image lag which does not need the conventional double polysilicon overlapping CCD process with very poor productivity.



Hagiwara in 1975 proposed the PPD Charge Transfer which is later called as Virtual Phase Charge Transfer. Hagiwara in 1975 proposed also the NEC Buried Photodiode, the KODAK PPD and the Sony HAD. Study Japanese Patent 1975-127646, 1975-127647 and 1975-134985 for the details.




Image Sensor Story 60

Hagiwara in 1975 proposed the PPD Charge Transfer which is later called as Virtual Phase Charge Transfer. Hagiwara in 1975 proposed also the NEC Buried Photodiode, the KODAK PPD and the Sony HAD. Study Japanese Patent 1975-127646, 1975-127647 and 1975-134985 for the details.




Image Sensor Story

Hagiwara in 1975 proposed the PPD Charge Transfer which is later called as Virtual Phase Charge Transfer. Hagiwara in 1975 proposed also the NEC Buried Photodiode, the KODAK PPD and the Sony HAD. Study Japanese Patent 1975-127646, 1975-127647 and 1975-134985 for the details.




Image Sensor Story 62

Hagiwara in 1975 proposed the PPD Charge Transfer which is later called as Virtual Phase Charge Transfer. Hagiwara in 1975 proposed also the NEC Buried Photodiode, the KODAK PPD and the Sony HAD. Study Japanese Patent 1975-127646, 1975-127647 and 1975-134985 for the details.




Image Sensor Story

Hagiwara in 1975 proposed the PPD Charge Transfer which is later called as Virtual Phase Charge Transfer. Hagiwara in 1975 proposed also the NEC Buried Photodiode, the KODAK PPD and the Sony HAD. Study Japanese Patent 1975-127646, 1975-127647 and 1975-134985 for the details.




Image Sensor Story

Hagiwara in 1975 proposed the PPD Charge Transfer which is later called as Virtual Phase Charge Transfer. Hagiwara in 1975 proposed also the NEC Buried Photodiode, the KODAK PPD and the Sony HAD. Study Japanese Patent 1975-127646, 1975-127647 and 1975-134985 for the details.






Image Sensor Story

Back Light Illumination Sony CMOS Image Sensor (2020)



Multi-chips three dimensional LSI chip



P+PNPP+ Junction Buried Pinned Photodiode for Back Light (JAP 1975-127647)





Image Sensor Story

Sun Light Spectrum



$$E = \hbar \omega = h f = h c / \lambda$$


 $E (eV) = 1.24 / \lambda (μm)$

For Silicon, Eg = 1.10 eV and λ = 1.12 μm


The light energy of the wave length more than $\lambda = 1.12 \mu m$ can not be converted to electrical energy in the silicon crystal.

Image Sensor Story

Conventional N+P Single junction Type Solar Cell




Poor Blue Light Sensitivity Problem




Single Junction N+P type Solar Cell also has a very poor short wave blue light sensitivity.


PNP Double Junction Type Solar Cell proposed by Hagiwara in 2020



Completely depleted Buried N region
In the PNP Double Junction Type Solar Cell
proposed by Hagiwara in 2020



The P+PNPP+ Junction Type Pinned Photodiode Solar Cell with Very High Blue Light Sensitivity



The surface P+P Pinned Surface Solar Cell with the surface P+P Gaussian doping slope is very important to create the surface barrier electric field for separating the photo electron and hole pairs generated by the short wave length blue light which cannot penetrate into the silicon crystal more than 0.2 µm in depth.

Difference of Buried Photodiode and Pinned Photodiode

Figure 5 does not have the P+ channel stop nearby.

Buried Photodiode Floating Surface P+ region CTG SiO2 (Vlag) N **Depletion Region** Lag Psub Decay Serious Image Lag Problem NEC IEDM1982 Paper Floating PD V-CCD PPV P+Layer N-N

N-

P*NP* structure photodiode

No P+ Channel Stops

P- Substrate

Fig. 5.

There is still image lag
at the CTD gate voltage more than 10 volt.

Fig.6. Storageable electrons vs. transfer gate channel potential, and decay lag vs. transfer gate channel potential in the P*NP* structure

TG Channel Potential (#15)

Storageable Electrons of PD (Experiment)

1st Field

Storageable

70

NEC IEDM1982 Paper reported Image Lag

Figure 6 shows that there is still image lag at the CTG gate voltage of > 10 volt.

photodiode

Difference of Buried Photodiode and Pinned Photodiode





Image Sensor Story

Difference of Pinned Photodiode and Buried Photodiode

Pinned Photodiode must have the P+ heavy doped channel stops nearby.

Pinned Photodiode must be a buried photodiode.

Pinned Photodiode must not have the edge barrier to the Charge Transfer Gate



This photodiode is not Pinned Photodiode since the N storage region is not completely buried. Albert J.P. Theuwissen, Jan T.J. Bosiers, Edwin Roks, "The Hole Role", an invited paper at IEDM2005, Washington DC, Techn. Dig., 2005.

But in the case that parts of the depleted n-type CCD channels are not covered by gate material, their surface potential is undefined! Such a structure will suffer from charge transport issues during operation, because charge can be trapped in local potential pockets. The effect can be solved by defining the potential in the open areas through an extension of the p* channel stopper. A simple self-aligned implant of 2x10¹³ /cm² boron ions is sufficient to extend the channel stop areas to the gate edge and consequently fix the potential in the open areas [2]. The result after this self-aligned implant is shown in Figure 3. The presence of enough holes plays a crucial role in fixing the potential for the regions "beyond control" of the gates. (Is this structure the mother of the pinned-photodiode or buried diode or hole-accumulation device?)




Figure 3. Cross section of a buried-channel CCD on n-Si substrate including light windows and pinned interface potential in the non-covered CCD channels (the cross section is made perpendicular to the CCD channel).

73

[2] Y. Daimon-Hagiwara et.al., Proc. 10th Conf. on Solid-State Devices, Tokyo, 1978, pp.335-340.

Fossum insulted in his 2014 paper Sony and Hagiwara 1975 PPD invention.

Indeed, Hagiwara invented PPD with VOD and the virtual charge transfer in 1975!!

IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, VOL. 2, NO. 3, MAY 2014

Sony HAD (PPD+VOD) does not use LOCOS !!!

A Review of the Pinned Photodiode for CCD and CMOS Image Sensors

Eric R. Fossum, Fellow, IEEE, and Donald B. Hondongwa, Student Member, IEEE

Many people now said this is a fake paper!

C. Other Contributions to the PPD Invention

The PPD structure, while invented for low lag ILT CCD application, shares a strong resemblance to the Hynecek virtualphase CCD structure, with the exception of the VOD. The two inventions were solving different problems with essentially the same device structure and operating principles.


In 1975, Hagiwara at Sony filed a patent application on bipolar structures for CCDs in which a pnp vertical structure was disclosed, among several structures [24]. The top p layer was connected by metal to a bias used to control full-well capacity and the n-type base layer was proposed for carrier storage. In an unusual paper, Hagiwara, in 1996, revisited the 1975 invention and claimed it was essentially the invention of both the virtual phase CCD and the NEC low-lag structures, as well as the basis of the Sony so-called "Hole Accumulation Diode," or HAD structure [25]. However, the 1975 application

False
properties found in the NEC low-lag device, and does not seem to contain the built-in potential step and charge transfer device aspects of the virtual-phase CCD. Hagiwara repeats these claims in a 2001 paper [26] and shows a VOD structure that is not found in the 1975 patent application. Sony did not seem to pursue the HAD structure until well after the


NEC paper was published. However, the "narrow-gate" CCD with an open p-type surface region for improved QE also disclosed in the 1975 application was reported in more detail by Hagiwara et al. at Sony in 1978 [27]. A similar structure was used extensively by Philips [28].

The PPD, as it is most commonly used today, bears the strongest resemblance to the Teranishi et al. ILT CCD device. Thus, these days Teranishi is considered as the primary inventor of the modern PPD [29].

The surface P+ layer is NOT connected to the LOCOS P+ layer.
The surface P+ layer may be floating and this photodiode may have serious image lag.



74




Hagiwara in 1975 invented PPD with VOD and the virtual charge transfer. Study the Japanese Patents 1975-127646, 1975-127647 and 1975-134985.



Difference between Buried Photodiode and Pinned Photodiode

What is the difference between Buried Photodiode and Pinned Photodiode? I understand that the P+/N/P structure where the P+ and P layers have the same potential is the Pinned Photodiode. So what is the buried Photodiode?

https://electronics.stackexchange.com/questions/83018/difference-between-buried-photodiode-and-pinned-photodiode



This is a commonly misunderstood misused set of terminologies.

First off these are not PIN Photodiodes - which stands for P - Intrinsic- N. These have large depletion regions for higher internal QE (Quantum Efficiency) and faster response. You can't make an array with this design though.

Pinning, refers to fermi-level pinning or pinning to a certain voltage level. Or also the forcing or prevention of the fermi-level/voltage from moving in energy space.

You can get surface state pinning from the dangling Si/SiO2 bonds providing trapping centers. A buried PD (Photodiode) has a shallow implant that forces the charge carriers away from these surface traps. The Si/SiO2 surface contributes to increased leakage (dark current) and noise (particularly 1/f noise from trapping/de-trapping). So confusingly a buried PD avoids pinning of the fermi-level at the surface.

A pinned PD is by necessity a buried PD, but not all buried PD's are pinned. The first Pinned PD was invented by Hagiwara at Sony and is used in ILT CCD PD's, these same PD's and the principles behind this complete transfer of charge are used in most CMOS imagers built today.

A pinned PD is designed to have the collection region deplete out when reset. AS the PD depletes it becomes disconnected from the readout circuit and if designed properly will drain all charge out of the collection region (accomplishing complete charge transfer). An interesting side effect is that the capacitance of the PD drops to effectively zero and therefore the KTC noise $q_n = sqrt(KTC)$ also goes to zero. When you design the depletion of the PD to deplete at a certain voltage you are pinning that PD to that voltage. That is where the term comes from.

I've edited this Answer to acknowledge Hagiwara-san's contribution. It has long been incorrectly attributed to Teranishi and to Fossum (in CMOS image sensors)

In 1975 the first PPD was invented by Hagiwara at Sony and used in ILT CCD PDs by Hamazaki at Sony in 1987.

PPD must have the P+ channel stops nearby to pin the surface P+ layer.


Semiconductor History Museum of Japan

https://www.shmj.or.jp/english/pdf/dis/exhibi1005E.pdf


In 1975, Sony proposed using a PNP transistor as the photodetector [3]. By providing a P + layer (emitter) for the light incident section, the sensor electrode that covers the entire light receiving surface of the photodiode can be eliminated, greatly improving the light sensitivity. This P + layer was also a proposal to reduce the dark current and image lag which became the basis of the pinned photodiode.


In 1978, Sony presented a 93,000-pixel FT (Frame Transfer) -CCD image sensor compliant with the Analog TV Broadcasting Standard (SDTV) for the first time in the world [5], using the photodiode with the same structure as above. Sony succeeded in 1981 in trial production of a VTR-integrated color movie camera using a 2 / 3-inch 280,000-pixel FT-CCD image sensor by further improvement of this technology [6].

The Pinned Photodiode is a photodiode in which the entire N layer is covered with a P layer. The part of the P layer on the light incident surface is heavily doped P+ (Fig-1). Kodak named this structure Pinned Photodiode in 1984 because the P + surface of the light incident surface was pinned to the substrate potential. This device has features such as high light sensitivity, wide dynamic range, image lag free, much smaller dark current due to reduced influence of GR center on the light receiving surface, and no white scars.



Pinned Photodiode reported at SSDM 1978





References:

- [1] M. Hamasaki, T. Suzuki, Y. Kagawa, K. Ishikawa, K. Miyata and H. Kambe, "An IT-CCD imager with electronically variable shutter speed", Technical Report of The Institute of Image Information and Television Engineers. vol. 12, no. 12, pp. 31-36, (1988)
- [3] Y. Hagiwara, Japanese Patent JP1975-134985
- [5] Y. Hagiwara, M. Abe, and C. Okada, "A 380H x 488V CCD imager with narrow channel transfer gates", Proc. The 10th Conference on Solid State Devices, Tokyo, (1978): Japanese Journal of Applied Physics, vol. 18, Supplements 18-1, pp. 335-340, (1979)
- [6] I. Kajino, M. Shimada, Y. Nakada, Y. Hirata and Y. Hagiwara, "Single Chip Color Camera Using Narrow channel CCD Imager with Over Flow Drain", Technical Report of The Institute of Image Information and Television Engineers, vol. 5, no. 29, pp.

77

Japanese | English

Sony's Representative Inventions Supporting Stacked Multi-Functional CMOS Image Sensors

Sony Corporation Sony Semiconductor Solutions Corporation

https://www.sony.net/SonyInfo/News/notice/20200626/

Pinned Photodiode Adopted for Back-Illuminated CMOS Image Sensors

The history of Sony's inventions of image sensors goes back to the CCD era. Above all, Pinned Photodiode is a technology that contributes to improving the performance of back-illuminated CMOS image sensors, and the history of inventions and product development are as below.

In 1975, Sony invented a CCD image sensor that adopted a back-illuminated N+NP+N junction type and an N+NP+NP junction type Pinned Photodiode (PPD) (Japanese patent application number 1975-127646, 1975-127647 Yoshiaki Haqiwara). In the same year, inspired by such structure, Sony invented a PNP junction type PPD with VOD (vertical overflow drain) function (Japanese Patent No. 1215101 Yoshiaki Haqiwara). After that, Sony succeeded in making a principle prototype of a frame transfer CCD image sensor that adopted the PNP junction type PPD technology, having a high-impurity-concentration P+ channel stop region formed near a light receiving section by ion implantation technology for the first time in the world, and its technical paper was presented at the academic conference, SSDM 1978 (Y. Hagiwara, M. Abe, and C. Okada, "A 380H x 488V CCD imager with narrow channel transfer gates", Proc. The 10th Conference on Solid State Devices, Tokyo, (1978)). In 1980, Sony succeeded in making a camera integrated VTR which incorporated a one-chip frame transfer CCD image sensor that adopted the PNP junction type PPD. President Iwama in Tokyo, Chairperson Morita in New York, at the time held a press conference respectively on the same day, which surprised the world. In 1987, Sony succeeded in developing a 8 mm video camcorder that adopted, for the first time in the world, the interline transfer CCD image sensor, which incorporated "PPD having a high-impurity-concentration P+ channel stop region formed near the light receiving section by ion implantation technology" with VOD function, and became the pioneer of the video camera market. The PPD technology that has been nurtured through such a long history is still used in back-illuminated CMOS image sensors.

References

- [1] M. Hamasaki, T. Suzuki, Y. Kagawa, K. Ishikawa, K. Miyata and H. Kambe, "An IT-CCD imager with electronically variable shutter speed", Technical Report of The Institute of Image Information and Television Engineers. vol. 12, no. 12, pp. 31-36, (1988)
- [3] Y. Hagiwara, Japanese Patent JP1975—134985
- [5] Y. Hagiwara, M. Abe, and C. Okada, "A 380H x 488V CCD imager with narrow channel transfer gates", Proc. The 10th Conference on Solid State Devices, Tokyo, (1978): Japanese Journal of Applied Physics, vol. 18, Supplements 18-1, pp. 335-340, (1979)
- [6] I. Kajino, M. Shimada, Y. Nakada, Y. Hirata and Y. Hagiwara, "Single Chip Color Camera Using Narrow channel CCD Imager with Over Flow Drain", Technical Report of The Institute of Image Information and Television Engineers, vol. 5, no. 29, pp.



International Solid State Circuits Conference 1954-2013

Image Sensor Story

78






79



Yoshiaki Higihara: The p-n-p-n Diode in Future Linear Motor Cars and in Modern Imagers

John Louis Moll (1921-2011) was studying a p-n-p-n diode switch in his Ph.D. dissertation work when the first ISSCC was held in 1954. In a normal operation mode, this device works as a thyristor, which can drive a large current and is the key device structure of an IGBT applied for a linear motor car of the future (see Figure 9). In a dynamic operation mode, this device may work as a simple p-n-p-n dynamic capacitance that can detect and store one single electron, which is a key device structure of the modern image sensor (see Figure 10).

I recall, when I was taking his physics course at Caltech, that Feynman once said that an electron is always free, moving around rapidly in free space, even in solid, and it never stops. It is very hard to catch an electron because we do not know exactly where it is. Our civilization today is based on a technology that controls electrons, down to a single one.



80

Imagine a photon incident to a bipolar transistor base region. The photon energy creates an electronhole pair. And the photo-electron can be stored in the base region as one single majority carrier. That is, a bipolar transistor can also function as a photon detector and/or a storage container. I thought that a room in a hotel must be empty and clean before the first hotel guest arrives. So must be this transistor base region empty and clean with no guest electrons at the beginning. This transistor in a dynamic p-n-p capacitor mode is useful since it can capture, confine, and control one single electron. But as a student, I did not know yet how to student, I did not know yet how to move that single photoelectron sitting in the base region to the outside world so that we can make use of it as a signal. I had no way yet to know whether the hotel guest has arrived and is resting in the hotel room or not. We had no way yet to ask the hotel guest to come up to the hotel lobby to meet me. I had to wait a few more years (until 1970





FIGURE 10: From CCD to the dynamic p-n-p-n diode capacitors.

in my senior year in college) to find the answer. We all know now it is the CCD structure that can store and transfer one single electron. With a precharge reset set gate and

With a precharge reset set gate and a source-follower circuit, a scheme invented by Walter Kosonocky. We could finally meet our hotel guest at the hotel lobby.

History of dynamic Solid State image sensing structure from BCCD type MOS capacitor to the P+NPN junction Pinned Photodiode capacitor



(1) CCD type invented by Bell Lab in 1968 (2) N+P type

The classical photodiode with serious image lag

(3) P+NP type (4) P+NPN type

(3) and (4) are the P+NP junction type Pinned Photodiode invented by Yoshiaki Hagiwara, 1975

In Japanese patent 1975-134985, Hagiwara at Sony invented the Pinned photodiode with very low dark current, which is also the completely depleted Buried Photodiode with image lag free picture quality, and also with the built-in vertical overflow drain (VOD) function.

Sony Hole Accumulation Diode (HAD) is the P+NPNsub junction dynamic photo transistor with the surface P+ hole collecting and accumulation region is pinned and grounded, which is now widely called as Pinned Photodiode with the vertical overflow drain (VOD) function. Only Pinned Photodiode with the VOD function can realize the electrical shutter function.

SONY HAD Sensor 1975 was hinted by SONY PNP Bipolar Transistor Process Technology

Sony Hole Accumulation Diode (HAD) is the P+NPNsub junction dynamic photo transistor with the surface P+ hole collecting and accumulation region is pinned and grounded, which is now widely called as Pinned Photodiode with the vertical overflow drain (VOD) function. Only Pinned Photodiode with the VOD function can realize the electrical shutter function.

SONY HAD Sensor 1975 was hinted by SONY PNP Bipolar Transistor Process Technology Conventional Static Phototransistor




Image Sensor Story

84

Sony Hole Accumulation Diode (HAD) is the P+NPNsub junction dynamic photo transistor with the surface P+ hole collecting and accumulation region is pinned and grounded, which is now widely called as Pinned Photodiode with the vertical overflow drain (VOD) function. Only Pinned Photodiode with the VOD function can realize the electrical shutter function.






Image Sensor Story

85

Sony Hole Accumulation Diode (HAD) is the P+NPNsub junction dynamic photo transistor with the surface P+ hole collecting and accumulation region is pinned and grounded, which is now widely called as Pinned Photodiode with the vertical overflow drain (VOD) function. Only Pinned Photodiode with the VOD function can realize the electrical shutter function.









Image Sensor Story

87

NPN transistor Current Amplification



Correlated Double Sampling Hold by Prof. M. White, 1972

Conventional Single Sampling Hold




Image Sensor Signals are buried in the clock noises.

Multichip CMOS Image Sensor Structure for Flash Image Acquisition

Yashiski Hagiwara

Artificial Intelligent Partner Laboratory

Attugi-city, Japan

hagiwara-yoshiski (ijaiplah com

Abstract — A new 3D Finned Photodinde (HAD) CMOS image sensor structure applied in the 3-Dimensional multichip high speed digital flash image data acquisition system is explained and the important features are discussed.

Keywords— Coche SRAM, ADC, Pinned Photodiode, Depletion Photodiode, Baried Photodiode, Back Light Illumination, Global Shutter Buffer Memory, In-pixel Three Transistor Currons Source Amplifier.

1. Beneattee move

Basically there are five types of photodiode. They are (1) Classic N-Psub jurction with serious image by problem (2) PNPsub jurction Buried Photodiode (3) PN-Psub jurction Depletion Photodiode with the facely doped Psurface Insend Photodiode with the heavily doped Psurface hole accumulation with no serface dark current feature and (5) P-N-Psub junction type hole accumulation with no serface dark current feature and (5) P-N-Psub junction type hole accumulation dode (HAD) with the vertical overflow dram (VOD) function which is by necessity Buried, Depletion and Pinnad Photodiode (Fig. 1 shows the 3D milliothip CMOS image sensor structure with the 3D Panned Photodiode (HAD) image sensors with the MOS capacier Global Shutter Buffer Memany (GSBM) which was originally reverted in 1975.




Fig.1. Cross Section of Buried Depletion Pinned Photodode stacked with two Global Shatter Buffer Memory (GSBM) and CTG stages in two chip configuration for synchronizing data transfer to the receiving ADC and Cache SRAM chips

II. HOLE ROLE IN PINNED PHOTODIODE

The importance of hules in the hole accumulation byer HAD structure of Pinnell Photodiode was first reported in Hagiroura 1978 paper², and then explained in details by Theravisien³ in relationship with IDEM/1982² paper and IEDM/1982⁴ paper. Today's success of super light sensitive digital imaging in based on the SiO2 exposed printed window invented by Hagiroura in 1975³ with the surface Phole accumulation HAD layer. Printed Photodiode was originally invented³ in the Sens of the back illumination scheme as libratized in Fig. 2.




Fig. 2: The P+PNP junction type Buried Depletion Pinned Photodiode with no image lag feature with MOS Capacitor type Global Shatter Baffer Memory (GSBM) invented and defined in Japanese 1975 patent by Hagiwara.




Fig. 3: Exact numerical calculations of Gaussian P+P depung profile D(x), the hole carrier density P(x) and the built-in harner potential V(x).

III. ROLE OF BUILT-IN POTENTAL BARRER IN HAD

Exact numerical calculation of the built-in potential hurrier is shown in Fig.3, explaining the hole electron generation and separation in the built-in electric field created by the heavily doped P+ surface bule accumulation HAD.

Note that the local unbalance of the hole concentration P(x) and the impurity botton atom density D(x) gives the local space change polarization, resulting the built-in potential V_m. The built-in electric field separates photo electron hole pairs, and resulting in the excellent quantum efficiency of the short wave blac light seministrity.

Although CCD was just a charge transfer device (CTD), later taken over by CMOS type CTD, both CCD and CMOS strauge semest have the super ensitive light detecting feature with very good color reproduction at low light level because of the Firneal Pheedwided which was invented and described in Japanese 1975 patient by Hagiwara.

In solar cells and image sensors, the photo electron and hole pur generation is considered to occur normally in the PN junction depletion region. However, the photo electron and hole pair generation in Pinned Photodiode is performed by an entire different physical principle. In 1975, Haginean proposed that the photo electron and hole pair separation can also be achieved in the strong electric field created by the built-in barrier potential as shown in Fig. 2. that was the result of space charge polarization effect explained in Fig. 3.

Photo electrons are separated from holes in the presence of sendace P+ hole accumulation HAD layer. And then, photogenerated electrons can drift towards Burnel Photoshole, which is the charge collecting stonage, by using the holes, that in, positively charged Scient attents, as stepping stones, from one Si atom to another, like an energetic space necket until it loses energy. If the photo electron, generated at the surface built-in potential barrier electric field, in recombined with a hole drifting deep in the bulk silices, the hole becomes a neutral silicen atom that cannot move. Then, by the silicon bulk thermal manufality condition, the excess negative space charge is present in the form of the trapped electron by the regulatorly charged boron or in the external solution to the neutral silicen and a bigh energy state.

The electron has high energy state and can jump out into the ce space. In this very, the excess negative charged electron cannot stay in the neutral silicon atom permanently and can be transferred in the positively charged silicon atom (hole) nearby, acting as stepping stones for the excess electron charge, eventually to drift towards the receiving fluried N type charge collecting region. Eventually the excess electron negative charge is collected in the buried N type diffusion storage region. If the electric field of the PN purchion depletion region edge of the hursed photochode in near the serface PP hole accumulation edge, the drifting plots electrons can be quickly and instantly collected in the buried N type charge collecting storage area.

IV. VIRTICAL OVERFLOW DRAIN (VOD) PUNCTION

Fig. 4 shows Penned Photodiside with the vertical overflow drain (VOD), which is also Deplotion Photodiside with no image lag feature. The following is the direct English translation of the Patent Claim of the Japanese 1975 patent² on Pinned Photodiside (HAD) invented by Hagiware.

- In the substrate, the first region P1 of the first impurity type is formed, on which, the second region N2 of the second impurity type is formed.
- The charge e- from the light collecting part is transferred to the adjacent charge transfer device (CTD). Both are placed along the main surface of the correspondence substitute.
- In the solid stare image sensor so defined, a rectifying junction. Je is formed on the second light collecting region N2 forming the P3 and N2 junction as the emitter junction Je.
- 4. The result is a photo transistor P3N2PI structure on the substrate with the N2 and P1 junction as the collector junction Re. The charge, stored in the base N2 region according to the illuminated light intensity, is transferred to the adjacent charge transfer device.




Fig. 4: The P+NPNish junction type Hole Accumulation Diode (HADF invented by Hagowara in 1975.

978-1-7281-4870-0/19/830 309/2009 EEE




Fig. 5. Reproduction of figures reported in Hagiwara 1978 paper², (A) P+NPsub junction type Finned Photedode structure, (B) the Excellent Blue Light Sensitivity (C) no dark current feature and (D) no image lag feature.

It is now well understood that the blue light of short wave length in needed for the satinfactory color reproduction of high irrage quality. However, the blue light cannot penetrate more than 0.5 micro mater in depth thru the silican reystal. The bush-in surface potential barrier, created by the surface abrapt deeping level difference, can in octurn create the atrong electric field at the vicinity of the electron hele pair generation at the silicent surface of 0.3 micro meter in depth, which can effectively separate photo electron and hole pairs, resulting in the excellent quantum efficiency for the blue light needed for the satisfactory color reproduction.

P+NP junction type Pinned Photodiode(A) has the following three very important features, (B) Excellent short wave blue fight quantum efficiency, which is the most important feature of Hagiroura 1975 patent*, (C) no surface dark current problem and (D) no image lag problem, with also the feature of no surface interface trap (Nos) noise (E). But nothing is new about the feature (D) and (E) since CCD had these two features already by 1975.

In 1966, the in-pixel active source follower amplifier corcuit for MOS image sensors was invented by Perter Noble See Fig. 6.




Fig. 6: In-pixel amplifier circuit by Peter Noble, 1966




Fig. 7. Bispolar Transistor Process invented and developed by Yoshiyuki Kawana (A) and Toshio Kato (B) in 1950s.

But MOS scaling technology was not so advanced and the CCD type change transfer device (CTD) was preferred imply because MOS transitions were too large. However, CCD imager process shown in Fig. 4 was not as simple as MOS process for digital circuits. Compiles bipolar transistir process experience was required. See Fig. 7. But now, owing to the advancement of CMOS process scaling, the active circuit of Fig. 6 became the most important element needed to build the modern CMOS image sensors.

V. NPN JUNCTION CHARGE TRANSFER GATING (CTG)

Fig. 8 is a reproduction of the picture drawn in the 1975 patent¹⁰ by Hagouars. This charge transfer action is very miritar to the well-known purch thro operation mode of the PNPN junction thyristen. Note that this is very similar to the PNPNs punction type Princed Photodiode shown in Fig. 4. Both are the same PNPN junction type Princed Photodiode.




Fig. 8: The P+PNPN junction type Pinned Photodiode²⁰ with Global Shatter MOS Buffer Memory (GSBM) and the NPN junction type vertical charge transfer gating (CTG).




Fig.9. The important concept of Virtual Phase Charge Transfer of the Pinised Photodiode with the complete charge transfer operation mode for no image lag feature, described and invented by Hagiroura 1975 patents^{1, to 10, 11}

VI. PINNED SURFACE VIRTUAL CHARGE TRANSFER

The charge transfer operation with the pinned surface potential for the virtual gating concept is very similar to fite CCD charge transfer operation. Fig. 9 shows the virtual charge transfer concept explained by Hagiwam ^(a) in 1975. Hencock^(a) invented an additional potential batter or stage to achieve the directionality of the virtual phase signal charge transfer operation, which was hinted by Hagiwara 1975 invention^a and fite virtual phase charge transfer operation of the tronge lag free Printed Photododed: a solution in Sultania Physical Physical




Fig. 10: Cross sectional photos of CMOS image sensors




Fig. 11: Metal Cu pillar signal pass wires thru multichip for the future 3D multichip flash image acquisition system.

VII. 3D MULTICHP IMAGE SENSOR SYSTEM

Cross sectional photos of back light illuminated CMOS image somers are shown in Fig. 10 whale Fig. 11 shows the 3D multichip CMOS image sensor system. If time sharing scheme is used, we only need one data comparator circuit. However, for fast ADC operations, we must have the inpact data comparator circuit sharing the comparator circuit is a conventional one that can also be used for a simple IR sensor detector as shown in Fig. 12.




Fig. 12: Conventional Analog Data Comparator Circuit

VIII CIRCUIT SIMULATION OF ANALOG DATA COMPATOR

Fig.13 summarized the circuit simulation of the analog data comparator for the various reference voltage. A in Fig. 11. The input voltage Vin which corresponds to the voltage A in Fig. 11. The input voltage Vin which corresponds to the output signal S in Fig.11 is scanned to obtain the value of the threshold voltage. VT, which corresponds to the match signal M in Fig.11. With this match signal M, the cache SRAM lackes the values of the centrol counter data D(1) in D(N) in each SRAM level chip. This simulation analysis shown the good circuit performance for the input reference voltage. Verf at least in the cange of O V to 1.5 V.





Fig. 13: the circuit simulation results of the analog data comparator for the various reference voltage Vief values






Fig. 14: Cross Sectional View of two chip stacked backilluminated CMOS Image Sensor's with the in-pixel analog comparator control circuits to generate the match signal M from the reference voltage A and the image sensor signal S.

EX. ALL SOLID STATE DIGITAL CAMERA

The 25 transsecond access time fast Cache 4 Mega Bit SRAM¹¹ was first developed in 1989, with the dynamic bit line load circuits inserted by Miraga, and was used as the very fast Digital Buffer Memory for the early all solid state digital CCD camera to cornect and enhance the picture quality such as Jitte correction, color reproduction, pattern correction and image recognition processing system units for inflastrial and predictional applications of high definition television broadcasting level.

Fig. 14 shows the cross sectional view of two chip stacked back-illuminated CMOS image sensor^{18 th} with the in-pixel making computator control circuits to generate the match signal M from the reference voltage A and the image sensor signal S, as originally illustrated in Fig. 11 for the future multichip system.

Photo election and hole generation and separation at the surface electric field is performed at the back side allicon surface of the P+ heavily doped pinned hole accumulation (HAD) layer acting as the Pinned Hole Collector Geounded Terminal. Salient physical parameters are defined in Fig. 15. The all solid state CMOS image sensor technology in now being extended to the 3D multichip flash image acquinition system illustrated in Fig. 1 and Fig. 11.

VIII CIRCUIT SIMULATION OF ANALOG DATA COMPATOR.

30 02019 4017

Fig.13 numerative of the circuit simulation of the maling data comparative for the various reference voltage. Verf values which correspond to the voltage A in Fig. 11. The input voltage Vin which corresponds to the output signal S in Fig.11 is scanned to obtain the value of the threshold voltage. VT, which corresponds to the match signal M in Fig.11. With this match signal M, the cache SRAM latches the values of the control constend that D(1) to D(N) in each SRAM level chip. This simulation analysis shows the good circuit performance for the input reference voltage. Verd at least in the range of 0 V to 1.5 V.





Fig.13: the circuit simulation results of the analog data comparator for the various reference voltage Vief values






Fig. 14: Cross Sectional View of two chip stacked backilluminated CMOS Image Sensor¹¹ with the in-pixel studies comparator control executs to generate the match signal M from the reference voltage A and the image sensor signal S.

DK. ALL SOLID STATE DIGITAL CAMERA

The 25 nanosecord access time fast Cache 4 Mega Bit SRAM¹¹ was first developed in 1989, with the dynamic bit line load circuits invented by Mynga, and was used as the very fast Digital Buffer Memory for the early all solid state digital CCD carriers to correct and enhance the picture quality such as Jitter correction, color reproduction, pattern correction and image recognition processing system units for industrial and professional applications of high definition television broadcasting level.

Fig. 14 shows the cross sectional view of two chip stacked back-illuminated CMOS image sensor^{18,18} with the in-pixel making companions control careatis to generate the match signal M from the reference voltage A and the image sensor signal S, so originally illustrated in Fig. 11 for the future multi-chip system.

Photo electron and hole genuration and separation at the surface electric field it performed at the back side silicon surface of the P+ heavily deped gimned hole accumulation (HAD) layer acting as the Panned Hole Collector Geouwhed Terminal, Salient physical parameters are defined in Fig. 15. The all solid state CMOS image sensor technology is now being extended to the 3D multi-rip flash image acquisition system illustrated in Fig. 1 and Fig. 11. 3D CXXXI ALL TO A STATE OF THE PROPERTY OF THE

VIII CIRCUIT SIMULATION OF ANALOG DATA COMPATOR

Fig.13 summarized the circuit simulation of the warding data comparator for the various reference voltage. Virtl' values which correspond to the voltage. A in Fig. 13. The input voltage Vin which corresponds to the output signal S in Fig.11 is scanned to obtain the value of the threshold voltage. VI, which corresponds to the match signal M in Fig.11. With this match signal M, the cache SRAM latches the values of the centrol contert data D(1) to D(N) in each SRAM level chip. This simulation analysis shows the good circuit performance for the input reference voltage. Viref at least in the cause of 0 V to 1.5 V.





Fig. 13: the circuit simulation results of the analog data comparator for the various reference voltage Vief values






Fig. 14. Cross Sectional View of two chip stacked backilluminated CMOS Image Senser¹¹ with the in-pixel analog comparator control circuits to generate the match signal M from the reference voltage A and the image sensor signal S.

EX. ALL SOLID STATE DIGITAL CAMERA

The 25 manesecond access time fast Cache 4 Mega Bit SRAM¹¹ was first developed in 1989, with the dynamic bit line lead circuits inserted by Mirags, and was used as the very fast Digital Buffer Memory for the early all solid state digital CCD camera to cornect and enhance the picture quality such as lifter correction, color reproduction, pattern correction and image recognition processing system units for influstrial and preferesional applications of high definition television broadcasting level.

Fig. 14 shows the cross sectional view of two chip stacked back-illuminated CMOS image sensor^{1 to} with the in-pixel amiling comparator control circuits to generate the statch signal M from the reference voltage A and the image sensor signal S, so originally illustrated in Fig. 11 for the future multichip system.

Photo election and hole generation and separation at the surface electric field is performed at the back side allicon surface of the P+ heavily doped pinned hole accumulation (HAD) layer acting as the Pinned Hole Collector Geounded Germanal. Salient physical parameters are defined in Fig. 15. The all solid state CMOS image sensor technology in now being extended to the 2D multichip flash image acquinition system illustrated in Fig. 1 and Fig. 11.




Fig. 15: Electrostatic Analysis of the surface Built-in Barrier Potential Vs and V- by Depletion Approximation.

X. CONCLUSION

Hole Accumulation Diode⁶ (HAD), with the P⁶ heavily doped surface hole accumulation layer, invented in 1975, is very important, because first of all it has the excellent short wave length blue light sensitivity feature producing the high richare quality of color reproduction in low level light illumination, which is realized by the photo electron and hole pair generation and separation in the halft-in potential harmin and the electric field at the surface housely doped P⁶hole accumulation HAD. No dark current is the second important feature. And no image lag is the third one since CCD was known to have the no image lag feature abready. But CCD itself does NOT have the excellent blue light sensitivity and does NOT have the low dark current feature which the Panned Photodiode^{1,2,6,10} invented by Hagowara has.

HAD is defined as the PNPN junction Photodiode with the VOD function. HAD is also by necessity the P+N-P junction Pinsed Photodiode with no dark current feature. HAD is also by necessity the PN-P junction Depletion Photodiode defined as Buried Photodiode with no image lag feature. When Hagiwara invented HAD12418 in 1975 Hantware also invented (1) Pinned Photodiode^a (2) Depletion Photodiode (3) Buried Photodiode (4) the inpixel vertical overflow drain* (VOD) function and (5) the m-pixel Global Shutter function. The surface pinned potential^{1, 4, 18} also serves as the hole collector terminal separating the holes from photo electrons which drift more than the distance estimated by Debye length until being collected into the Buried¹⁰, Depletion and Pinned Photodiode (HAD), with the back light illumination scheme which is the most important feature peoded to build the surser sensitive 3D CMOS image sensor with the high blue-light quantum efficiency and the excellent color reproduction at low light level for fast action pictures with no image lag.

Finure Al traffic control system will need at least the high definition 8K image format of 7080H x 4320V, with 33 million procks to obtain the details of flush action images, with the in-pixel flush AD convertien, and fast Cache SRAM chips in the 3D multichip CMOS image sensor with the more complex future digital circuit system amplementations of the human friendly artificial intelligent partner system." (AIPS) to realize the smart AI image sensors for the smart AI robot vision system and home AI sectisity and house cares.

Acknowledgment

The author expresses sincere gratitude in Turushi Shimton, Yasuhim Ueda, Tadakani Narahu, Junya Sunski, Kato Toshis and Yoshiyuki Kawana, my dear friends and respecifid mentors throughout private and public life at Soare.

REFERENCES

- [1] Inparent 1975-12769? Patent, Elied on Oct 23, 1975 on Bushul Deprion and Pramad Phonalised with complem charge transfer and no large lag feature with MOS Capacitor type Global Sharter Budler Memory (CSIDM) features (notword by Yandash Haghwara in 1975.
- [2] Y. Damoo-Hagirura, M. Abe, and C. Okada, "A 200Ho-00IV CCD imager with survive channel massfer game, "Prox. of the 10th Conference on Solid State Devices, Tokye, 1878; Japanese J. Appl. Phys., vol. 18, oxpolement 19–1, pp. 335–340.
- [3] After Theoreteen, "The Hele Rale", IEDM2005, IEDM Technical Digest, Dec 2005
- [4] N. Temanishi et al., IEE061992 Tech. Digon, pp. 324-32 on Bartiel Photodiode with its image log. See also Japanese 1995-123259 paters: filed in 1999., Eled Inter than Japanese 1975-124995 paters in 1975.
- [5] R.C. Barkey et al., EDM Yachnical Digot, 1994, pp. 28-31 on Planed Phenodicals with the nations P+ hole accommission layer, a depicture device defined in the original. Japanese 1975-134995 parent.
- [6] Sapanese 1975-134985 Patent filed on New 10, 1975 on the P-NPNinch Buried Depletion and Primed Photodiode with the nurface P+ hole accentishation layer and the vertical overflow drain (VOD).
- [7] See Fig. 3, p.750, S. M. Soc, "Physics of Semiconductor Devices", 2nd Februar, Wiley.
- [8] K. Ishakama and T. Kratia, "One-reach 2M pixel CCD with Hyper SIAD summer and Camera Systems for HDFV", SPIE proc. Vol. 1656, pp.36–40, Folymany 1992.
- [9] K. Yosomoto and H. Sumi, "A CMOS litings Sensor with a Simple FPN Reduction Technology and a Hole Accumulation Deale", ISSCC2000, Digies of Technical Papers, pp.302–301, Edinary 2000.
- [16] Japanese 1975-127646 Patrial, Slad on Oct 23, 2975 on the P-NPN parties type Baried, Depletion and Primed Percedicule with the in-pixel MOG capation type buffer namony and the vertical NPN parties type charge transfer gaing (CTG) Set Global Shutter executive solution.
- [13] Y. Hagiwara, "High-density and high-quality frame transfer CCD imager with very low smart, low dark current and very high blass wealth'sis," EEE Train. Electron Deviate, vol. 43, no. 12, pp. 2122–2130. Doc. 1996.
- [12] J. Blyacck, "Virtal plane CCD technology," in Proc. IEDM1979, pp. 613–614 Dec. 1979.
- [13] Famio Mhaji, Yasuch Mattayana, Yoshikam Kanaishi, Kanasuri Suodi, Takashi Enson and Yoshishi Hagisura, "A 25 nanosu: 4 Maga Int CMOSRAM with Dynasics Ros-Line Leads", ISSCC1990 and J Solid State Circuits, VoDA, No.5, Certifier 1998.
- [14] M. Sakakhan, et al, "A Back-thormood Gobal-Shanor CMOS longer Sensor with Picol-Parallel 14h Subbasshold ADC", ISSCC2018, Feb. 2018
- [15] V. Kartagai, et al, "Back-thoronous 2.74 int-Pixel-Pixel Gobal Shatar CMOS Image Server with Charge-Domain Memory Archiving 10t o- Struttino Signal." IEEM 2018. Doc 2018.
- [16] Y. Kagoria and H. Immoni, "3D Integration Technologies for Sucted CMOS Image Sources", an arcited paper at the IEEE 3DIC2009 conference, Oct 8, 2019, Soulai, Japan.
- [17] Vochaki Hagemen, "The World of Digital Creams the Artificial Intelligent Farmer Science (ASFST) published by Sciencela co.jp. in 2016, SENSYST-4-88539-1375-2, 450 pages, Hard Concer 9005year-tai.

Simulation and Device Characterization of the P+PN+P Junction Type Pinned Photodiode and Schottky Barrier Photodiode

Vochiale Hagiwara
AIPS
Artificial Intelligent Partner Laboratory
Attags-city, Japan
hagiwara-yoshiale/jiapfab.com; +81-80-2062-5657

Abstract—Process parameter talerance of sentionalucine device is very impactant for measurfacturability and yield. Phinod Photodiode has by definition the pinned surface potential of the loss surface dark current feature and the pinned empty potential will of the no image be feature with the excellent blue light somitivity of the ideal quantum efficiency. This paper reports simulation and device characterization of the anique P-PN-P junction type Barried, Depletion and Planed Photodiode with evolution transferaturability, originally invented in 1978. Related various historical photodiode structures are reviewed, including the metal surfaceductor Schottley Barrier photosessor of Asi.

3. Gacth type in search for the law leakage and dark current photodiode which led the 1975 invention of the loss leakage P-NNP with junction Planed Photodiode by Bagivara.

Keywards—Baried Depletion Pinned Photodisde, builtin harrier potential, Hole Accumulation Diode (HAD), electron hole pair separation, built-in barrier potential

1. INTRODUCTION

Many fatheres in device applications are related to loss of the device current blocking capability. The very loss reverse leakage current feathers of the commencially available. Therebelsed Schottky burnier crediter avoids, is a key guaranture for device performance, including the high performance required for the susper light sensitive, the low surface dark current and the low 1/1 noise image sensitive art very low light level with the low image lay feather.

Fig. 1 shows the light penemation depth in the silicon crystal with respect to the incident light wave length. The maximum light penemation depth into the obscion-crystal is about 0.2 micro-meter for the obsci light of 0.4 micro-meter wave length and 37.6 eV photos energy while the light penemation depth in about 8 micro-meter for the red light of 0.7 micro-meter wave length and 12.3 eV photos energy. To achieve the boot color reproduction pieches quality for the CMCS image sensors we need a photochode which can convert the incident blue light energy into the electric energy very afficiently. Various types of photos sensors are compared in Fig. 2. The N/0⁴ janction (type A) Lenks Diode has the two states, had and law carrent modes, on the forward bias Hostoner, it has a relative large leakage current in the reverse bias because both sides of the N⁴ and P⁵ regions are very much harsily doped.




Fig 1: Light Penetration Depth (LPD) in Silicon Crystal.

XXX-X-XXXX-XXXX-X-XXXXXX 00 02020 0300




Fig 2: various types of photo sensor structures.

Classical N+P praction type II photodiode is known to have the serious arrange lag problem. The type C Pinned Photodiode', evented in 1973 by Haghraux, has the pinned surface potential of the no leakage current former and the pinned empty potential of the no leakage current former and the pinned empty potential of the no image lag fination. See Fig. 3. As originally reported by Haghraux 1978 paper", the P+ surface HAD layer had the Gassian doping paolife with $Q_0 = 2 \times 10^{14} \, \mathrm{cm^2}$ and No = 1 × $10^{14} \, \mathrm{cm^2}$ while the barried N sugion that $M = 3 \times 10^{14} \, \mathrm{cm^2}$ and $Q_0 = 1.7 \times 10^{12} \, \mathrm{cm^2}$ while the target N paper in the type D Pinned Photodiode has the unique beth-in barrier electric field, urbaneous the proposition at the surface of the silicon crystal for the short wave length this light.




Fig 3: Features of P+PN junction type Pinned Photodiode

2020 Electron Devices Technology and Manufacturing Confessors (EDTM)




Fig. 4. Exact numerical calculations of Gaussian P+P doping, profile D(x), the hole carrier density P(x) and the built-in harrier rotatiful V(x).

The excellent bias light sensitivity is achieved near the alteconstruct depth of less than 0. 2 micros natur. The substruct deping level was $Na = 5 \times 10^{16} \, \mathrm{cm^2}$. This idea of the unique $V^{-1}N^2$ parents type V^{-1} princed Theolodook was introduced for the first time in 1975 by Elapovan in this three Lapovanese parents? In series, and Elapovane reported in his 1978 paper? the 2001 N 4999 VT CCD images sensor using this V^{-1} parents of V^{-1

However, the actual formation of the daping profile of Firmal Photodiode is very likely to the type D because the normal ion implantation gives the Gaussian doping profile with smooth taking skepe, effectively resulting in the P+PN+P junction type D profile. See Fig. 4.

The heavily doped surface P^+ hole accumulation layer and the relatively, heavily doped N^+ charge collecting region, connected in between by the lightly doped P region of Na=5, $10^{14} cm^{-2}$

Simulation and electric analysis of the P+PNP junction type D P mod Photodisade was performed. See Fig. 3 which shows the P+P depring profile with the space charge polarization inducing the built-in hurrier electric field enhancing the photo electron hale pair separation mode the built-in harrier potential of KT binNSVA, 0 – 4 KT ev. -0.1 volt.

Nammally the photo electron and hole pair generation and expansion is performed in the electric field monite the depletion region of the PN junction. But the photo-electron and hole pair generation and separation of the P-PNP junction (type II) Princial Photodode is different and quite stepas.

The surface P+P imposity doping alope radices the built-in hariter potential and the resulting built-in hariter electric field enhancies the photo electron pair separation at the very near surface, region of the aftern crystal to gove the encoders blue high sensitivity. This photo electron hole separation mechanism is swiges, quite different from the usual photo electron hole pair separation.

The tusson why the P+FN+P junction type D P most Photodocle can have the excellent blue light sensitivity near the silicon surface depth of 0.2 micro-meter is now explained in details. Simulation and the electrostatic analysis is based on the fact that the maximum depth for the blue light penetration into the silicon crystal is 0.2 micro mater which is very closu to the surface.




Fig. 5: P+PN+P jursation type Burnel Pinnel Photodiode defined in Hagiwara Japanese 1975-127647 patent.

The life time of the photo generated minority currier can be measured using the photoconduction effect and the diffusion length Ld can be determined, which is needed for electrons to survive in the majority carrier hole-rich P substrate area. See Fig. 5. Photo electrons are expected to neach the buried N charge collecting region. The situation is similar to the minority carrier electrons injected from the emitter terminal into the majority carrier hole-rich base area of a NPN bipolar transister. If the base region width is narrow, enough, one or two electrons may recombine with the holes in the base, but the most of the electrons can reach the collector terminal of the attentily reverse-bissed depletion region. The N buried resign of Premed Photodiode acts as if the collector region of the NPN hipolar transistor does. This photo electron generation separation physical mechanism is unique and quite different from the ordinary electron hole pair separation in the PN junction depletion region.

II. NO IMAGE LAG FEATURE

Classical N+F junction type B photodisde shown in Fig. 2 is known to have the serious image lag problem. The charge transfer gate has a very large channel resistance and the residual signal charge cannot be transferred completely in the short clock result time. The remaining small signal charge causes the serious image lag and the fast moving objects cannot be captured and the pictoris are blurred. The first attempt was the thin-polysificon electrode MOS Capacitor type II image sensor structure shown in Fig. 2. However the MOS capacitor type E sensor has inherently the strong surface electric field that induces the serious starting dark current which is caused by the exide silicon surface nositive fixed charge Oss and the electron transpens states. Nos. The exide afficon interface has the problem of the incomplete atomic crystal disorders inherently which cannot be avoided. Hagiwara proposed in 1975 to use the Schottky Barrier photo sensing type F structure for the interfine transfer CCD strater. The idea was hinted by his Callech understadion anguitheded research work in 1971 of the Au-Ca₂D₂ Schottky Burner junction experiment which was espected to have the very low reverse him leakage current. Based on the conventional photo sensor structures type. If and F, Hagiwara proposed in 1975 the P+NPNoub junction type photo sensor structure type C which is the P+NP junction type photodiode combined with the NPNsub junction. type built-in overflow draw (VOD) structure. And in the SSIM1978 paper Hagiwara reported the 18001 x488V FT CCD strage sensor using the P+NPsub junction type Penud Photodesde. with the excellent blue ionnitivity, the low surface dark current and the low image lag features. See also Fig. 6 for comparison

2020 Electron Devices Technology and Manufacturing Conference (EDYM)




Fig. 6: Cross sectional views of Type CP+NP junction Pinned Photodiode sensor, Type E MOS capacitor photo sensor and Type F Schottley harrier photo sensor.

III. SCHOTTKY BARRERS ON GALLIUM ONDE

The surface burner height of gold chemically prepared for the N type \$\mathbb{G}_{\text{-}}(\Omega_0)\$, semiconductor—was investigated in details at room temperature by (1) photo response, (2) forward current versus voltage and (3) capacitance-voltage methods. Fig. 7 showed the band diagram. The harrier energy was found to be 1.68 eV, with the excellent agreement, within kT of 0.026 eV, obtained by three methods. The diode non-ideality factor was found to be 1.14 \u00e9 0.03 by current-voltage method.

This value is agreement with the value 1.08 ± 0.04 accepted as a result of image force lowering using the fire electron concentration 4.1 ± 0.09 x 10² cm² of the un-doped galliant oxide crystal determined by capacitance-voltage measurement. The effective mass m² of electrons was taken as 0.20 M and the relative permitivities of galliant oxide at the optical and low-frequencies were taken as 4 and 10.2 respectively.

The Barrier energies of gold on the chemically prepared **\$**-GarOs was obtained here following the same techniques developed by Neville and Mead³ for the zine oxide crystal.

Metal established a semi-empirical approach for predicting the type of contact to be expected at an arbitrary metal-semiconductor interface. Fig. 5 shows the energy band diagram for "no him" condition for the Aur(lag(), Barrier.




Fig. 7: Au/Ga₂O₂ Schottley Barrier Band Diagram

This approach is now applied for \$\mathbb{d}\$ -GizCO: Although five forms of GizCO: have been reported by 1971, only the morolithic form, having the same structure as \$\mathbb{d}\$ atomina, is stable at noon temperature.

The results of this analysis show that the barrier height $\Phi_{\mathbf{0}|\mathbf{0}}$ 1.68 eV and the effective carrier concentration of 4.1 \pm 0.09 \times 10° cm⁰ gives the Fermi level below conduction band edge of 0.1 eV at noon temperature. When menolithic light from a merochrometer impurges on the semiconductor surface, it induces a short curvait photocurrent in the metal-semiconductor junction.

The square root of the photocorrent normalized to the incident photon flux when photod as a function of the photon energy results in a straight line for photon energies above ($\Phi_0 + 3$ kT). The intercept for zero response of the extrapolated straight line yields a barrier height of 1.48 eV. Typical plants response data is presented in Fig. 8.




Fig. 8: Photo Response of Gu:Os-Au Schotiley Burrier

A typical plot of 1/C² as a function of the reverse voltage is shown in Fig. 8. The concentration was found to be 4.1 ± 3.09 x 10⁷ cm² from the slope using the relation:

$$N_d = \left(-2/\pi \epsilon_{b} \epsilon_{c}\right) \left(\frac{\delta v}{\delta \left(\frac{5}{\epsilon}\right)^2}\right)$$
 (1)

where S is the hurrier area and & de is the low frequency

2009 Electron Devices Technology and Manufacturing Confirmes (EDTM)




Fig. 9: CV measurement of Ga₂O₂-Au Schottky Barrier

permitivity taken as 10.2 after Neville⁴. See Fig. 9. The extrapolated intercept Ve is related to the surface burrier energy by the equation

$$v_o = \frac{4}{\eta} - \frac{kT}{4} \left(1 + \ln \left(\frac{\sigma_c}{\sigma_D}\right)\right)$$
 (2)

where Nc is the conduction hand effective density of states. The intercept Vo was found to be 1.36 ± 0.09 eV. which gives the barrier height $\Phi_0=1.70\pm0.15$ eV. Herne, is taken 1.14 ±0.03 from the forward voltage-current measurements which is in agreement with the value $\Phi_0=1.08\pm0.304$ expected for the forward voltages between 0.7 and 1.2 V from the relation

$$x = 1 + \frac{1}{4} \left(e^{2} x_{p} / \epsilon_{q}^{-1} + e^{-2} \epsilon_{qp}^{-2} \epsilon_{N}^{-1} \right)^{1/4} \left[e + v + \frac{37}{4} \left(1 + 2 \sqrt{\frac{8}{k_{p}}} \right) \right]^{-2/4}$$
 (3)

as a result of image force lowering. In Fig. 10, forward current characteristics are displayed at room temperature. The slope gives qiskT, where a is the dood non-ideality factor, sceni to be 1.14 ± 0.03, which is consistent with 1.06 ± 0.04 obtained by the capacitance-voltage method. The extrapolated current density at zero applied bias voltage is given by

$$J_a = A^a T^2 \exp \left[-\frac{\eta V_d}{nkT} \right]$$
 (4)

where A * is the Richardson constant corresponding to the effective mass of the material taken as 0.2 m. Using this equation the harrier height was found to be 1.69 ± 0.04 eV. The deviation of the characteristics from the exponential dependence on the applied voltage with the slope of aphkT is due to the series neststance which is fairly independent of the current for the range considered?

IV. CONCLUSION

The photo-election hole separation mechanism of the P*PNP junction type Princed Photodiside was explained, which is using a and quite different from the conventional photo-election hole pair separation performed by the electric field inside the PN junction depletion region. Related various historical photodiods structures are reviewed, including the FPT work on the \$\mathbb{P}\$- Candle Schottly, burrier photo-usiner in search for the hore leaking that current devices which led to the FPT immitted of the Princel Photodiods with the surface P* heavily deped hole accurrations (MAD) with the varical overflow drival (VOD).




Fig. 16: IV measurement of GacOs-Au Schottley Barrier

The barrier energy of gold on chemically prepared gallium noide was shown to be 1.68 eV. The un-doped gallium oxide reystal at room temperature was found to contain 10° free electron per cm³. The three experimental techniques showed termadable agreement forming a constant picture of the GacO. As interface of the minimal attentio disorders, expecting the very low leakage dark current feature, which is desired for super light sensitive video camera applications at very low legislated by the control of the properties of the properties of the control of the properties of the control of

Fixture Al traffic commit system will need at least the high detailers SK trage fearnst of 7000H x 4120V, with 33 million pixels, to obtain the details of flash action engages, with the trapted flash AD convertiens, and but Cache SRAM chaps in the 3D multichip CMOS image sensor with the more complex future digital circuit system implicatestations of the human friendly artificial artifiquest partial system? (AIPS) to traffice the smart AI strage someon for the ornart. AI robot vision system and huma AI security and become cases.

Acknowledgment

The author expresses sincere gratitude to Prof. C.A. Mead and Prof. T.C. McGill, for advising my original 1971 work at Caltech on the Gi₂O₃. Au Schottky Burrier interface study and characterization, and Yoshiyaki Kawana and Toshio Kato for supporting my original 1978 work at Sany on the PNP junction Parsed Photodiode. They are my dear friends and respectful mentiors throughout my private and public lefe.

REFERENCES

- V. Hagirona, "Multichip CMOS lings Somer Structure for Flash Image Acceptation" EEE 109C2819 conference in Sender Ignac
- [2] S. M. Sze, "Physics of Semiconductor Devices", Fig. 5, p.759.
- [3] Japanese 1975-127645, 1975-127647 and 134985 Paners
- [4] Y. Daimon-Hagiman, M. Ahe, and C. Otada, "A 2004/c405V CCD imager with names channel transfer game. "Proc. of the 10th Conference on Solid State Devices, Tolicy, 1978; Japanese J. Appl. Phys., vol. 18, napplement 19–1, pp. 225–240.
- 15 R.C. Noville and C.A. Mead, J. Appl. Phys. 41, 9 (1976).
- [4] C.A. Mead, Solid Satu Electronics—Pergamon Press, 1968, Vol.8, pp.1623-1623.
- [7] D. Kabug, Solid Sate Electronics-Pergamon Press 1963, Vol. 8, pp.281-295.
- [3] Vochiski Highwan, "The World of Digital Circuits lie Artificial Intelligent Parture System (AIPS)", published by Sciounika co-jp. 46 2016. ISBN 978-4-08309-379-2; 450-pages, illand Circuit 9000 year-tan.

2020 Electron Devices Technology and Manufacturing Continuou (EDTM)

Symmetrical P+PNPP+ Junction Pinned Photodiode Solar Cell With High Quantum Efficiency

Yoshiaki Hagiwara

APS
Artificial Intelligent Partner Laboratory
hagiwara-yoshiski@aipfab.com : Atsugi-city, Japan 243-0201

Abstract

Solar panels on the market today consist of cells made from a single sensiconducting material, usually silicon. Since a typical solar cell has the asymmetrical N+PP+ junction type diods structure which absorbs only a narrow hand-of the solar spectrum, much of santight's caregy is loot as hear these panels typically convert less than 20 percent of that energy into electricity. This paper reports the symmetrical P+PNPP+ junction type Primed Photodiode (PPD) which at least doubles the absorption band of the solar spectrum and muse by utilizing the electron bade separation mechanism of the bornier electric field induced by the gradually dispoil surface P+P doping profiles on both sides of the silicon waite. The proposed solar cell structure may achieve more than 60 % quantum efficiency.

Conventional N+NPP+ junction type Solar Cell.

Blue light cannot penetrate the vilicon crystal more than 0.2 micron in depth while red light can penetrate more than 10 micron. If we can collect all the photons within 10 micron depth of the vilicon crystal, more than 60% quantum efficiency is possible. A typical solar cell shown in Fig. 1 is very similar to the N+P junction photodiode used in classical MOS imagestanems with poor quantum efficiency. Since the surface floating N+N region with so electric field has flar potential with stored photo electrons changes, electron hole pairs at the surface cannot be expansed and do not contribute to the quantum efficiency. See Fig. 2.





Fig.1 Sim Light Spectrum and Conventional Solar Cells



For Na = Nd = 1 a 10^{14} cm 15 (Kp + Kn) < 2.677 μm ; XpNa = Kn Nd + $Rg = kT \ln (NeNe / NeNe f) = (Na <math>Kp^2 + Nd$ $Xn^2) / 2.6 \cdot g$;

Fig. 2 Conventional Single N+NPF+ junction Solar Call.

Simple P+PNN+ junction type Photodiode

The depletion width of the PN junction is less than 3.3 micros. However, the P+P barrier electric field¹ can also separate the photon generated electron hole pair effectively.




Fig. 3 Symmetric P=PNPP+ junction type PPD Solar Cell and Exact Numerical Calculation of Petential and Space Charge Pelarination.




Fig. 4 the P+PNP junction type PPD with the surface P+P harrier stactive field used for electron hole pair superation at the surface.

P+PNPP+ junction type Planed Photodiode Solar Cell

However, the symmetric P+PNPP+ junction type Pinnel Photodiode (PPD), as shown in Fig. 1, has two PN junction deplation region side by side, and also with the P+P horrier decrite fields in both sides. All of them contribute to quantum efficiency. And a solar cell with more than 60% quantum efficiency may not be a dream. The photoelectrons must be collected into the center lightly doped N region, but must be transferred quickly to the adjacent floating N+ heavily doped subtle, keeping the charge collecting N region abe ays amply of electrons with a fixed or pinnel ampty potential, V_n.

This symmetric P+PNPP+ junction type Barried Depletion and Partied Photosicode, originally invented for image sensors with back light illumination. *scheme in shown in Fig. 4, is very useful and now applied, not only in the solar cell application as described above, but also medem CMOS image sensor applications as above in Fig. 5.




Fig. 5 tha P+PNPP+ PPD used in acrive pixel CMOS image sensor




Fig. 6 CMOS image sensor Process applicable to Solar Cell

The symmetric P+PNPP+ junction type Pinned Photodicde (PPD) has three important featured of (1) the excellent blue light security; (2) no article dark (leakage) current problem and (3) no serious image lag problem with completely depleted empty potential well with CCD like complete signal charge transfer operation mode. These important features are also applied for the proposed symmetric P+PNPP+ junction type PPD solar cell, keeping everywhere with horizor electric field to separate electron help pairs in the silicon bulk. See Fig. 3.

Thanks to the recent advancements of scaling technology of CMOS fibroation process, the modern CMOS image sameon now have, in each pixel, the electrical shutter gate (ESG), the GSG MOS Berlie Memory, and the active in-pixel source follower current amplifier circuits ^{5,4}. Now, with the modern 3D stacked multichip integration technology and the very high quantum efficiency solar cell sechnology, a self-energy intelligent LSI system may not be a dream in near future.

Acknowledgment

The author expenses sincere gratitude to Terushi Shirnira, Yasahiro Ueda, Tadakaro Narabu, Kato Toshio, Yoshiyuki Kawana, and Tsugio Makimoto, my dear friends and respectful mentors throughour private and public life at Sony.

Rederence

- Y Hagmura, "Simulation and Device Characterization of the P-PK-P Function Type Function Photodistic and Schottly Survive Photodisth", IEEE XDFMD121 conference in Funing, Multiples in March 2 D5.
- [2] Imposes WIS SINCE patent on the buildight illuminated N-NP-NI paradical type IPO with the earliest N-N buries shorter field.
- Expenses 1975-1-20985 patient on the P-NOW safe president type PPO with the vertical overflow dates (VOD) function and no image log feature.
- [4] Y. Daimon-Hagiman, M. Alu, and C. Okada, "A 1905E-98W CCD images with nearwy channel transfer gates, "Precurating of the 18th Conformation Schild State Devices, Tokyo, 1908, alon in the Espansia Journal of Applied Physics vol. 18, mpplanner 19–1, pp. 335–348.
- [5] Y. Hagiwara, "Multiplier CMOS Image Science Structure for Florit Image Acceptation," IEEE 2007-2019 conference on Science, Journal
- [6] V. Kamagai, et al, "Back-Hammand 2.74 on-Plast-Poick Global Shame CMOS Smaps Summe with Charge-Domain Manuary Authoring 10k or Saturation Signal." IEDM2018, Doc 2019.

96

Simulation and Device Characterization of P+PNPP+ Double Junction Photodiode for Solar Cell Application

Yoshiaki Daimon Hagiwara¹

Artificial Intelligent Partner System Laboratory Atogi-city, 243-0201 Japan

Abstract

A conventional single NP junction type photodode silicon solar cell is known to have a poor quantum efficiency of about 20% because it can utilize only a single narrow depletion width. This paper raports a P+PNPP+ double junction type photodode which at least doubles the PN junction depletion width and further more by utilizing the electron hale separation mechanism of the barrier electric field created by the sloped surface P+P doping profile, expecting up to 60 % efficiency.

1. Introduction

The short wave length blue light cannot penetrate siliconcrystal more than 0.2 µ m in depth. Most of the sun light energy is concentrated in the short wave blue light spectrum neaching only the floating N+ silicon surface vicinity of 0.2 micro meter in depth. Moreover, in conventional the N+P. single junction type solar cells, the N+P junction depletion region width Wd, as shown in Fig. 1, is very narrow because the large portion of the surface portion of the floating N+ region is used as the photo electron storage region which forms the sea of the photo electrons, with a flat photo electron sea level with no burrier electric field where most of the electron hole pairs are recombined and do not contribute to the solar cell quantum efficienticy. This is the main reason why the conventional single sunction solar cell! has a limitation of a poor quantum efficiency of about 20 %.

2. P+P barrier electric field for photo pair separation

Barrier electric field is needed to separate the photo electron and hole pairs in solar cells. There are two methods to create barrier electric field. One approach is to use the PN perction depletion region shown in Fig.1. The second approach utilizes the principle applied in a drift field hipolar transistor? base region with the P+P harrier electric field as shown in Fig.2.




Fig. 1 Conventional Single NP Junction Solar Cell




Fig. 2. Drift Field Ripolar Transveter with P+F Barter Electric Field

The second approach has been applied also in the form of the surface Pinned P+P Hole Accumulation Photodiode (HAD) for highly light sensitive imager sensors. See Fig.3, which shows a cross sectional view of a typical back light illuminated CMOS image sensor in the global shatter scheme with an MOS gate buffer memory (GSG) 11. The barrier electric filed created by the surface P+P impurity doping variation can separate photo electrons pairs created at the near silicon surface P+P region efficiently to achieve the excellent short wave length blue light sensitivity.

Pinned Surface P+PNPP+ double junction type photodode for solar cell is proposed now in this paper and shown in Fig.4, which doubles the PN junction depletion region with, creating a very wide PN junction type burrier electric field region needed for the photo electron and hole pair separation.




Fig. 3 P+PN+PP+ type Back Light Humination CMOS Imager




Fig. 4 Dening resulting Dix Laft P. PMPP - Solar Coll.

3. Numerical Analysis of the P+P barrier electric field

The surface P+P Hole Accumulation Photodiode (HAD) has a smoothly varying shape of Gaussian function given as G(X) - gen (- x). For a double surface is a implantation process we have Ds(x) = (Ns - Na) G(x/Rs) + NaG(x/Ra). The total doping to then D(x) = Du(x) + Du(Xd - x) - Nd where Nd is the N-type original substrate doping level. Poisson equation $d^2V(x)/dX^2 = \rho(x) / Extwax solved numerically for$ the space charge polarization $\rho(x)$ and the electron potential V(x) with $\rho(X) = D(x) - P(V)$. The positive hole carrier density P(V) is given as $P(V(x)) = Ns \exp(-V(x)kT)$ while the electron charge concentration N(V(x)) is zero since the N region is completely depleted and no photo electrons present.

If Ns and Na were of uniformly doped average values of the surface P+P regions, the surface harner potential drop can be obtained as kT lnt Na/Na) = 0.0776 eV with kT = 0.0259 eV. Salient physical parameters were set as Nd=100, Ns=10 No = 5 x 10^4 all in the unit of $e^{i} \mu$ m² while Rs = 0.57, Ra = 2.5, $X_{cl} = 20$ in μ m. And the efficient dielectric constant was taken as Esi = 648 eV / a m. Boundary conditions both at a = 0 and $x = X_0$ were set as $V(x) = -E_0 = -1.1$ eV, which is at the highest electron energy potential value as shown in Fig.5.




Fig.5 - Numerical Califolistics of Seace Charge Polarization $\rho(x)$ and Electron Potential V(x).




Fig.6 Various Contributions (1-9) to Quantum Efficiency

Note that the empty potential well of the N region is pinned and is given as Vnt = -0.203 eV. All the photo electrons are to be drained down into the center N+ storage region. Other parameters obtained were X = 0.828, X = 1.726, X = 6.315. X4-6.705 and X-7.292 all in a m. The buried N region width is given as $W_i = X_1 - X_2 = 5.416 \mu$ m. The charge capacity was computed as Qd = 459.5 e / μ m². The average doping level was then given as -(Nd> = Qd/W_s = \$4.84 g / µ m which is close to the initial N type substrate doping level Nd. As shown in Fig. 5, note that for this double ion implantation process, the space charge polarization (+ and -) occurs not only at PN junction depletion edges but also at locations of strong P+P burner electric field for photo pair separation.

Fig. 6 shows various contributions (1-9) to the seasons efficiency of the solar cell including the backside reflection metal.

While the conventional single N+P junction type has the low quantum efficiency of 20 %, the P+PNPP+ double junction type Photodisde (PPD) solar cell is expected at least to double the quantum efficiency, and more by the Pinned Surface P+P Hole Accumulation Diode (HAD) image sensor structure.

The surface P+P burner electric field contributes more to the quantum efficiency, boosting up to 60 % or more for the short wave blue light energy spectrum, and more drustically at the same time, by preventing the hole electron recombination completely in the empty pinned potential well in the N region.

Acknowledgements

The author expresses sincere gratitude to Prof. T.C. McGill, Prof. C.A. Mead, Dr. Tsugio Makimoto, Kiichiro Mukai, Terushi Shimiru, Yasuhiro Ueda, Tadakuni Nambu, Kate Toshio and Yoshiyuki Kawuna, my dear Fiends and respectful mentors in private and public life.

References


- [1] Roble, Svin "Estelated Values of the Sheekley-Quession Limit for Single Function Solar Calls*: Solar Energy, 438, 139-147, Fals. 8, 2016.
- 12) Harbert Kosener, "Harb's Bigsdar Transisters" IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 48, NO. 11, NOVEMBER 2001
- [3] Jacobson Patiest 1975-137646, 1975-137647, and 1975-126985.
- [4] Y Hagiwara, "Simulation and Doyler Characterization of the P-PN+P Function Type Finned PhotoGodu and Substity Burner PhotoGode's (EEE EDUNCATE conference in Female, Madeysia, March 2028)
- [5] Y. Hagiman, "Multipley CMOS Image Summy Structure for Flash Image Applications", IEEE 3DIC 2019 condensate in Standay, Japan, Out 2009.


Microelectronics for Home Entertainment

Yoshiaki Hagiwara

Sony Corpoartion, Tokyo Japan yoshiaki.hagiwara@jp.sony.com

First commercial product for use in consumer products is 0.5 um LSI chips for 8 mm camcorders in 1995. Then we had 0.35 um LSI chips for MD products with low voltage operation of 2.0 volt. Now 0.25 um PlayStation 2 Graphics Synthesizer has eDRAM with 48 GB/sec bandwidth. Fig.19 shows the EmDRAM History.





https://202011282002569657330.onamaeweb.jp/AIPS_Library/P2001_ESSCIRC2001.pdf


SOI Design in Cell Processor and Beyond

Yoshiaki Daimon Hagihara


Chairman and CEO, AIPS/AINS Consortium

(Ex-Sony Fellow, Semiconductor Strategic Planning)

Hagihara-Yoshiaki@aiplab.com



By 1994, the games were just starting to move to 0.5-micron processes, while the leading process was 0.35 micron. Eventually over time, the game chips migrated to smaller processes to increase integration and reduce costs.



Cell/B.E. and Toshiba SpursEngine

To address the latency issue, the emotion engine was developed in 1998. This groundbreaking graphics chip needed the latest technologies to achieve its performance and level of integration. By reducing the number of pipeline stages and increasing integration – with 10.5 million transistor and a 128-bit dual vector processor – the Playstation pushed all of the existing limits of the 250-nanometer process.

https://202011282002569657330.onamaeweb.jp/AIPS_Library/P2008_ESSCIRC2008Hagiwara.pdf

Reference

Buried Pinned Hole Accumulation Photodiode

```
Invention 1975

Hard 1975-134985 invented by Y.Hagiwara

Hard 1975-134985 invented by Y.Hagiwara

Hard 1978

Hagiwara, M. Abe, and C. Okada,

"A 380H x 488V CCD imager with narrow channel transfer gates",

Proc. The 10th Conference on Solid State Devices, Tokyo, (1978):

Japanese Journal of Applied Physics, vol. 18, Supplements 18-1,

pp. 335-340, (1979)
```

Image Sensor Story

100

Reference


Electric Shutter Clocking Scheme

Invention 1975

Electric Shutter Clocking Scheme


Japanese Patent Application 1977-126885

invented by Y. Hagiwara, S. Ochi and T. Hashimoto.




Reference

******	****** ive in-Pixel M			****
*****				****
Invention 19	68			
Peter J. W. Noble,		+++++++++	.+++++++++	
IEEE Transaction of	Electron Dev	ices, 15-4, p	p.202-209, (19	68)
Development	1990	++++++		.++++++++
Fumihiko Andoh, Ka Masayuki Sugawara Yukio Matuzawa, Ke	, Yoshi hiro F	ujita, Kohji M		
"A 25 0,000-Pixel In at Each Pixel for Hi				
ISSCC Digest of Te				




History of Photo Diode Cell (Source Follower)



Conventional Active Pixel Circuit Photo Diode in 1966

after Peter Nobel, 1966~1968


History of DRAM Cell (Source Follower)



Conventional DRAM Cell before 1966 Bill Regitz (Honeywell 1969) Intel 1101 @ISSCC1970, Philadelphia.

105

Peter Noble invented the in-Pixel Amp MOS Image Sensor in 1968. See IEEE Transaction Electron devices 15-4 (1968) pp.202-209.



Active Pixel Sensor (APS) with a photodiode and buffer amplifier as proposed by Peter Noble in 1968

●CCD Image Sensor ************
Invention and Development 1970
W.S.Boyle and G.E. Smith,
Bell System Technical Journal, 49, pp.587-593(1970)

Correlated Double Sampling (CDS) Hold Circuit

Invention and Development 1974
M.H.White, D.R.Lanpe, F.C.Blaha and I.A.MAck,
"Characterization of Surface Channel CCD Image Arrays at Low Light Level.
IEEE Journal of Solid State Circuits, SC-9, pp.1-13 (1974)

Correlated Double Sampling Hold by Prof. M. White, 1972

Conventional Single Sampling Hold




Image Sensor Signals are buried in the clock noises.

ISSCC 2006 / SESSION 27 / IMAGE SENSORS / 27.5

27.5 High-Speed Digital Double Sampling with Analog CDS on Column Parallel ADC Architecture for Low-Noise Active Pixel Sensor




Figure 27.5.2: Column-inline dual CDS architecture.

Image Sensor Story 8-40A 109

ISSCC 2006 / SESSION 27 / IMAGE SENSORS / 27.5

ISSCC 2006 / SESSION 27 / IMAGE SENSORS / 27.5

Modern CMOS Image Sensors have (1) HAD (2) APS and (3) CDS.

27.5 High-Speed Digital Double Sampling with Analog CDS on Column Parallel ADC Architecture for Low-Noise Active Pixel Sensor

Yoshikazu Nitta, Yoshinori Muramatsu, Kiyotaka Amano, Takayuki Toyama, Jun'Yamamoto, Koji Mishina, Atsushi Suzuki, Tadayuki Taura, Akihiko Kato, Masaru Kikuchi, Yukihiro Yasui, Hideo Nomura, Noriyuki Fukushima Sony, Atsugi, Japan

Traditionally, the advantages of compact image sensors (CISs) over CCDs have been low power consumption and the capability for system integration. Additionally, the image quality of CISs has recently begun to rival and even surpass that of CCDs in the area of high-speed imaging [1]. Compared to high-speed CCDs, CISs utilize the advantage of a column-parallel pixel readout.

The pixels are conventional 4T active pixel sensor (APS) pixels that use hole accumulation diodes (HADs). HADs enable image sensors such as CCDs and CISs to realize ideal properties of low dark current, no kTC noise, and no image lag [2]

Digital double-sampling architecture is proposed to remove device variation and circuit offset that cause vertical FPN [3]. Our column-inline dual-CDS architecture (Fig. 27.5.2) implements digital double-sampling (digital CDS) and analog CDS in parallel columns. A high-speed 297MHz clock is utilized to reduce the double digital sampling period. Additionally, an analog CDS is used to reduce the ADC period for the reset signal V_{EST} by eliminating the analog offset of the pixel and the comparator output.

- (1) HAD (PPD) was invented by Y. Hagiwara in 1975.
- (2) APS was invented by Peter Noble in 1968.
- (3) CDS was invented by M. White in 1972.
- (4) Sony engineers perfected these technologies in 2006.




Figure 27.5.2: Column-inline dual CDS architecture.

References:

[1] A. I. Krymski, N. E. Bock, N. Tu, D. Van Blerkom, E. R. Fossum, "A High Speed, 240frames's, 4.1-Megapixel CMOS Sensor," *IEEE Trans. Electron Devices*, vol. 50, no. 1, pp. 130-135, Jan., 2003.

[2] K. Mabuchi, N. Nakamura, E. Funatsu, T. Abe, T. Umeda, T. Hoshiao, R. Suzuki, H. Sumi, "CMOS Image Sensor Using a Floating Diffusion Driving Buried Photodiode," ISSCC Dig. Tech. Papers, pp. 102-103, Feb., 2004. Hagiwara 1975 invention (JPA 1975-134985)

[3] W. Yang, O. Kwon, J. Lee, G. Hwang, S. Lee, "Integrated 800×600 CMOS Imaging System," ISSCC Dig. Tech. Papers, pp. 304-305, Feb., 1999.


110

Why is SONY so strong in Semiconductor Business from the beginning to now?

- (0) Sony could purchase the Bipolar Transistor Patent Right with a very low price of \$ 500 (?) from Bell Lab USA in 1954.
- (1) Kawana, Yoshiyuki at Sony invented the low collector On-Resistance N+PN junction type Bipolar transistor by thinning the back side of silicon wafer, a technique now used for the backside illumination CMOS image sensors widely to improve sensitivity.
- (2) Kato, Toshio at Sony invented the silicon surface light etching and new SiO2 Passivation technique for the N+PN junction type Bipolar transistor with the MESA like isolation, which is now known as the shallow trench isolation with the excellent side wall SiO2 formation to reduce the leakage current.
- (3) Hagiwara, Yoshiaki at Sony invented the P+NPNsub junction (thyristor) type Pinned Photodiode, which is identical to SONY Hole Accumulation Diode (HAD), with the built-in vertical overflow drain (VOD) function, the image lag free electric shutter function and good light sensitivity to realize fast action video cameras.


See Japanese Patent 1975-134985

Hagiwara invented SONY HAD which is identical to the Pinned Photodiode which is also the Depletion Photodiode and the Buried Photodiode.







with Prof. James McCaldin @Newport Beach



with Prof. Tom McGill @Caltech Campus





Hagiwara had five important ideas in 1975 for the pinned photodiode sensor structures.




Charge-Coupled Devices and Applications

Lewis M. Terman

Section is the importance of the integration for parameters is deposed to be for sport in . Letterance and the David A. Secret section the pair is the origination of the Deep coupled and Section (in the content of the paper in the section procuration on the Section .

Charge-registed decision are prosper arrange accountabilities detections, bit will either decision are prosper accountabilities and extended and final most to though a substitution of the count to decision and the countabilities are as a substitution of the countabilities are as a substitution of the countabilities and the countabilities are as a substitution of the countabilities are also as a substitution of the countabilities are as a substitution of the countabilities are a substit

My PhD thesis paper on buried channel CCD at ISSCC1974 in Philadelphia, USA





Prof. T. C. McGill



Prof. C. A. Mead

My first publication was a PhD thesis paper published at the ISSCC1974 in Philadelphia in Feb 1974. CalTech/JPL NASA (IBM) computers were used to perform three dimensional (x, y and t) BCCD device simulations for polysilicon and aluminum overlapping gate buried channel CCD structure with the two dimensional Poisson's equation and time domain continuity equation.

See Japanese Patent 1975-134985 (filed on November 10, 1975)

which defines a P+NP/Sub junction type Pinned Photodiode with Vertical Overflow Drain (VOD)



HAD = Hole Accumulation Diode

113

And see also Japanese Patent 1975-127647 (filed on October 23, 1975)

which defines an NPN/Sub junction type Pinned Photodiode with a built-in Global Shutter Function and Back Light Illumination Scheme

128-Bit Multicomparator Chip designed by Caltech Students and fabricated by Intel.

Ref: IEEE Journal of Solid State Circuits, VOL.SC11, No.4, October 1976

493

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. SC-11, NO. 5, OCTOBER 1978

128-Bit Multicomparator

CARVER A. MEAD, RICHARD D. PASHLEY, MEMBER, LEEE, LEE D. BRITTON, YOSHIAKI T. DAIMON, AND STEWART F. SANDO, JR., MEMBER, LEEE

Abstract—A 128-bit multiscenpurator was designed to proform the stand-next function on subirary length data takings. Devices can be stand-next function on subirary length data takings. Devices can be standed for length below for particular data functional translation and the subirary length of the standing and a suriege panel excusper-next objects to accordable the compare function. The compare operation is profound bit parallel hetwers a "data" neglister und a "boy" register with a third "reads" register centaining ton't case hits that shaded the compared function operation of the suriege pcharmed differential parallel conductions of the conduction of

INTRODUCTION

OVER the past several years, there have been significant amounts of energy devoted to the fabrication of larger and faster semiconductor memories and conventional central processing units (CPU's) in chip form. In the process, many other applications of large-scale integration (LSI) to computer architecture have been neglected [1]. LSI has removed the technological distinction between logic and memory. It is now economically feasible to decentralize the CPU of a computer by replacing much of its maintenance software with functional hardware to improve system efficiency. Presently, an inordinate amount of processing time is spent on organizing and accessing files in peripherals. Periphersis are usually controlled directly by the CPU and have little or no associated logic of their own. A great improvemeat it this situation can be made by developing peripheral logic units. This would allow each peripheral to accomplish its own internal processing and thus reduce CPU housekeeping. duties. This paper describes a 128-bit multicomparator that is designed to perform the search-sort function.

The block diagram of the multicomparator is shown in Fig. 1. The circuit consists of three independently clocked static-dynamic shift registers with associated executarive. Aron galing. Is operation, the device indicates a match between the data word and the unimasked bits of the key word. The multi-comparator is leaded with a key word by serially shifting the word into the key register and looking the register in static mods. While the key word is being loaded, the comparator is enabled by entering zeros' in the appropriate locations of the

Manasories received Harch 15, 1976; revised July 18, 1976.
C. A. Moud is with the California Institute of Technology, Passdons, CA 91135.

R. D. Packley and S. F. Sando, Jr., are with the limit Corporation, Santa China, CA.

L. D. Britton is with the Hewlett-Packard Laboratorius, Copertine, CA.

Y. T. Deleten is with the Seay Corporation, Tokyo, Jupon.

Y. T. Deleten is with the Seay Corporation, Tokyo, Jupon.

Y. T. Deleten is a season of the Season Model of the Season of the Season Model of the Season Model of the Season of the S





Fig. 1. Hock diagram of multicomparator.







Fig. 2. Possible connections of multicomparator. (a) Cancaded. (b) Bit-panallel, word-serial.


mask register. Marking allows the multicomparator to search for bit strings of varying length and composition. For example, search is in necessary to search for all words containing a specific 113-bit code. By entering the 113-bit code in the key register and marking out the rest of the comparator, the multi-comparator is conformed to search for this code wherever it occurs in the data file. Once the multicomparator is loaded with "key" and "mask" words, the file being searched is availably shifted through the data register. The data words are compared in bit parallel with the ununated bits of the key word as they pass through the data register. When a match is found, the compare output goes high.

Large multicomparators can be constructed of the 128-bit circuits. Cascaded [Fig. 2(s)], the comparator can be used to search for words longer than 128 bits. By implementing multi-comparators in parallel [Fig. 2(b)], a word-setiel, bit-parallel

Prof. C. A. Mead and Yoshiaki Daimon Hagiwara working on the silicon chip design at Caltech in 1972




128-bit Multicomparator chip, designed by Hagiwara in 1972-1973 and fabricated by Intel PMOS process.



Acknowledgements

The author expresses sincere gratitude to Prof. T. C. McGill, Prof. C. A. Mead, Prof. James McCaldin, Dr. Tsugio Makimoto, Kiichiro Mukai, Terushi Shimizu, Yasuhiro Ueda, Dr. Tadakuni Narabu, Kato Toshio, Seiichi Watanabe and Yoshiyuki Kawana, my dear friends and respectful mentors in private and public life.



Yoshiaki Daimon Hagiwara BIO in 1976



Yoshiaki Hagiwara was born in Kyoto, Japan, on July 4, 1948. He received the B.S., M.S., and Ph.D. degrees from the California Institute of Technology, Pasadena, in 1971, 1972, and 1975, respectively.

Since 1967, he has served several research groups in the Institute. He worked as a Data Processor in hydraulics from 1967 to 1969, engaging in the analysis of the pressure distribution of solitary waves, the influence of the geological features of a harbor upon the in-

duced standing-wave amplitude in the harbor, and the diffusion mechanism of polluted objects in moving fluids. From 1969 to 1971, he worked as an Experimentalist in the Material Science Department and studied the switching and other electronic properties of newly developed amorphous alloys from the low temperature of 4 K to room temperature. From 1971 to 1975 he was a Research and Teaching Assistant both in the Electrical Engineering and Physics Departments at the California Institute of Technology. In the summer of 1971 and 1973, he visited Sony Corporation, Tokyo, Japan, as a Product-Appraisal Engineer at the Atsui plant and engaged in developments and applications of bipolar technologies in video and power integrated circuits. He is presently with the Sony Corporation, Tokyo, Japan. His interests he in the areas of digital and linear integrated circuit designs, the physics of microelectronics, and artificial intelligence.

Prof. Yoshiaki Hagiwara at Sojo University was on TV. The AIPS Self Driving Cars are on the way in near future. 自動運転は可能 問.20年以内に全自動運転の車は日本で販売される?

Image Sensor Story

117

Artificial Intelligent Partner System(AIPS) Home Page Top hagiwara-yoshiaki@aiplab.com

