Pinned Photo Diode

Yoshiaki Hagiwara at Sony invented the Pinned Photo Diode in 1975. Pinned Photo Diode is identical to SONY HAD (Hole Accumulation Diode). Please Visit http://www.aiplab.com/



For the original document, visit and search the Japanese Official Patent Web: https://www4.j-platpat.inpit.go.jp/eng/tokujitsu/tkbs_en/TKBS_EN_GM101_Top.action and put documentation numbers 1975-134985, 1975-127647 and 1975-127646.





Engineers in 1960s working on the classical MOS image sensors, already knew the source follower type active pixel circuit photo diode by Peter Noble 's invention. From 1970 to 2000, CCD was a Super Star because CCD has a very low image lag feature, and does not need any extra buffer memory for the global shutter function, while MOS imagers needed an extra expensive buffer memory and this active source follower type amplifier circuit in each pixel. We all knew it !! Nothing is new about the CMOS image sensors with the active pixel circuit and the buffer memory for global shutter.



Pinned Photo Diode (PNP/Sub junction type)

See Japanese Patent 1975-134985 by Hagiwara at Sony in 1975





This patent structure can include both the back and front light illumination schemes.

PNP/Sub Junction type Pinned Photo Diode





English Translation of the Patent Clams

This Japanese Patent 1975-134985 shown here is the evidence to claim that the Pinned Photo Diode with the vertical overflow drain (VOD) function was invented by Yoshiaki Daimon Hagiwara at Sony in 1975. (1) In the semiconductor substrate (Sub)

(2) the first region (P) is formed,

(3) and the second region (N) is formed upon on the first region (P),

(4) forming the photo sensing part (NP).

(5) The charge from this (NP) is transferred to the charge transfer device (CTD),

(6) which is formed along the front surface of the semiconductor substrate (Sub).

(7) In the so-defined image sensing device,

(8) on the second region (N) of the photo sensing part (NP),

(9) a rectifying junction (PN) is formed.

(10) Let this junction(PN) be called an emitter junction (Je).

(11) Let the junction between the first region(N) and the second region (P)

(12) be called as the collector junction (Jc) forming a transistor (PNP).

(13) In the second region (N), which is the base of the said transistor (PNP),

(14) according to the optical image, the electronic charge (e-) is stored.

(15) The electronic charge (e-), stored in here (N), is transferred to the said CTD.

(16) the image sensor structure with such a charge transfer operation

(17) with the features explained above is in the scope of this patent claim.





This patent structure can include both the back and front light illumination schemes.

The evidence that Hagiwara at Sony is the inventor of the pinned photo diode.

See Fig.6 of Y. Hagiwara, Japanese Patent App 50 - 134985,

CCD type light sensing structure has poor light sensitivity

Pinned Photo Diode (NPN/Sub junction type) See Japanese Patent 1975-127647 by Hagiwara at Sony in 1975

Pinned Photo Diode (NPN/Sub junction type)

See Japanese Patent 1975-127647 by Hagiwara at Sony in 1975 Patent Claim in English Translation

- (1) Along the main surface of the silicon substrate die (Sub),
- (2) the charge transfer gate (CTG) is formed upon the oxide layer (SiO2).
- (3) whereby the first region (N) is formed for charge transferring area (CTD).
- (4) On the other side of the silicon substrate die (Sub),
- (5) another region (P) is formed nearby the charge transferring area (CTD).
- (6) The region (P) and the nearby first region (N) together
- (7) form a photo sensing area (NPN junction).
- (8) By applying a proper pulse (P1) onto the charge transfer gate (CTG),
- (9) the charge (e+) stored in the photo sensing area (PNP junction) is transferred to the charge transfer area (CTD).
- (10) And upon the said transfer gate (CTG),
- (11) a different type of clock pulse (P2) is applied, which is different from the previous pulse (P1).
- (12) Along the main surface of the silicon substrate die (Sub)
- (13) the charge (e+) is transferred in this way.
- (14) And so defined solid state image sensor is in the scope of this patent claim.

Pinned Photo Diode (NPN/Sub junction type) See Japanese Patent 1975-127647 by Hagiwara at Sony in 1975

File 1975-127647 Filed 1975/10/23 Public: Public 1977/04/26 1975-051816 Patent Claim in Japanese 特許請求範囲 (1)半導体基体の一方の主面側に、 絶縁膜を介して電荷転送用電種が被着配列される (3)1の導電型の転送領域が形成され、 之より上記半導体基体の他方の主面側に 上記転送領域に接する他の導電型の領域と (6)該領域に接する1の導電型の領域とより成る (7)受光領域が形成され、 上記転送用電極に所要の電圧を印加することにより、 記受光領域に蓄積した電荷を上記転送領域に 冒着転送用電極に tR『圧とは異るクロック電圧を印加して ピー方の主面に沿って フラようにしたことを 何の動 限とする固体凝集音。

Pinned Photo Diode (NPN/Sub junction type) English Translation of Japanese Patent 1975-127646 by Hagiwara at Sony in 1975

Patent Claim in English Translation

- (1) Along the front surface of a semiconductor substrate (Nsub),
- (2) the charge transfer gate (CTG) is placed upon the oxide,
- (3) whereby a first region (P) is formed for charge transfer
- (4) On the opposite side of this region (P),
- (5) on the back side of the semiconductor substrate (Nsub),
- (6) in between the region (P) for charge transfer,
- (7) a base region (N) of another doping is formed.
- (8) Nearby, a photo sensing region (P) is formed.
- (9) By applying a proper voltage (Vbase) to the base region (N),
- (10) The electronic charge (e+), which is stored in the photo sensing region (P),
- (11) is transferred to the charge transfer region (P).
- (12) By applying a proper clock pulse to the charge transfer gate (CTG),
- (13) the charge is further transferred in the CTD.
- (14) So defined solid state image sensor with the features described aboveis in the scope of the patent claim.

1975-127646 Filed 1975/10/23 File Public 1977/04/26 Public 1975-051815 35 12 18 17 14 (ss(+) A Tr đ В Yss(+) С • V55 (+ J Figure 7 D

The Japanese Patent 1975-134985 shown above is the evidence to claim that the Pinned Photo Diode with the vertical overflow drain (VOD) function was invented by Yoshiaki Hagiwara. Moreover, the Japanese Patent 1975-127647 shown above is the evidence to claim also that the Pinned Photo Diode with the back light illumination scheme was also invented by Yoshiaki Hagiwara at Sony in 1975.

Yoshiaki Hagiwara, the inventor of Pinned Photo Diode