REFERENCES

- William Shockley and Hans Queisse, "Detailed Balance Limit of Efficiency of Single PN junction Diode", Journal of Applied Physics, Vol 32, pp.510-519,1961.
- [2] Peter Noble, IEEE Transaction of Electron Devices, 15-4, pp.202-209.,1968.
- [3] Faggin and T. Klein, "Silicon gate technology," Solid-State Electron., vol 13, pp. 1125-114, 1970
- [4] T. C. Chen, "Distributed titeMigence for user-oriented computing" in 1972 Fall Joint Comput. Confi, AFIPS Conj Proc., VOL 41. Montvale, NJ: AFIPS Press, pp. 1049-1056, 1972,
- [5] JPA1976-65707 (Patent No. 7596795, filed on June 9, 1975, Netherland) on Buried Photodiode with Floating Empty Potential Well. This is the world-first invention of the PNP double junction photodiode with an emplty potentail well profile, which is not necessary pinned. The surface P region is connected to the high resistivity P substrate with RC delay time, not suited for highfrequency no-image-lag global and electronic shutter applications.
- [6] Y. Hagiwara, JPA1975-127646, filed on Oct 23, 1975, on the surface-pinned N+NPNP triple junction type dynamic photodiode with MOS capacitor buffer memory for high frquency global shutter.
- [7] Y. Hagiwara, JPA1975-127647, filed on Oct 23, 1975, on the surface-pinned N+NPN double junction dynamic photodiode with MOS capacitor buffer memory for high frequency global shutter.
- [8] Y. Hagiwara, JPA1975-134985, filed on Nov 10, 1975, on the surface-pinned PNP doble-junction bipolar-ransistor type dynamic photodiode with vertical overflow drain (VOD) capability with completely-majority-carrier-depleted buried-channel base region.
- [9] C.A. Mead et al, "128-Bit Multi Comparator", IEEE Journal. of Solid State Circuits, VOL.SC11, No.4, Oct.1976. Caltech/Intel Project 1972-1973.
- [10] Y.Hagiwara, T.Hahashimoto and S.Ochi, JPA1977-126885, filed on Sept 29, 1977, on in-pixel overflow drain (OFD) with drain punch-thru action of complete-charge-draining and high-frequency global-and-electronic shutter function capability.
- [11] Y Daimon-Hagiwara, "Two Phase CCD with Narrow-Channel Transfer Regions", SSDM1977, Sept 1978; Proc. 9th Conf. Solid State Devices, Japanese Journal of Applied Physics, Vol. 17 Sup. 17-1, 1978, pp. 255-261.
- [12] Y. Daimon-Hagiwara, M. Abe and C. Okada, "A 380H × 488V CCD Imager with Narrow Channel Transfer Gates", SSDM1978, Sept 1978; Proc. 10th Conf. Solid State Devices, J. J. of Applied Physics, Vol. 18 Sup. 18-1, 1979, pp. 335-340.
- [13] Y.D-Hagiwara, an invited talk, "Advances in CCD imagers", the 5th Int. Conf. on CCD, Univ. of Edinburgh, Scotland, UK, Sept 1979; https://www.imagesensors.org/Past%20Workshops/1979%20CCD79/03-1%20Hagiwara.pdf; https://imagesensors.org/1979-papers/;
- [14] J. Hynecek, "Virtual phase CCD technology," in Proc. IEDM1979.
- [15] Y. Kanoh, T. Ando, H. Matsumoto, Y. Hagiwara and T. Hashimoto, "Interline Transfer CCD Image Sensor", Technical Journal of Television Society, ED 481, pp. 47-52, Jan 24, 1980.
- [16] Yoshiaki Daimon-Hagiwara, an invited talk "CCD imagers", IEEE Electrochamical Society ECS 1980 Meeeting, St. Louis, MO USA.
- [17] N. Teranishi, Y. Ishihara and H. Shiraki, JPA1980-138026 on Buried PNP Photodiode with the surface P region connected to the high resistivity P substrate with a serioous RC delay time, 1980.
- [18] N. Teranishi, et al., "No image lag photodiode structure in the interline CCD image sensor", IEEE IEDM1982 Conference Paper, pp. 324-327, Dec 1982,
- [19] B. C. Burkey et al., "The Pinned Photodiode for an Interline-transfer CCD Image Sensor", IEEE IEDM1984 Conference Paper, pp. 28-31, Dec 1984.
- [20] M. Hamasaki, et al., "An IT-CCD image with electronically variable shutter speed", Tech. Rep. Institute of Image Information and Television Engineers in Japan. vol. 12, no. 12, pp. 31-36., 1988.
- [21] K. Ishikawa et al. at Sony, "IT CCD Imaging Sensor with Variable Speed Electronic Shutter", IEEE Proc. SPIE 1107, October 1989.
- [22] Fumio Miyaji, Yasushi Matsuyama, Yoshikazu Kanaishi, Katsunori Senoh, Takashi Emori and Yoshiaki Hagiwara, "A 25 nanosec 4

- Mega bit CMOSRAM with Dynamic Bot-Line Loads", ISSCC1989 and J.Solid State Circuits, Vol24, No.5, October 1989.
- [23] Albert J.P. Theuwissen, Jan T.J. Bosiers, Edwin Roks," The Hole Role", an invited paper, IEDM2005, IEEE EDS Techn. Dig., 2005.
- [24] Rostam Affendi Hamzah and Sani Irwan Md Salim, "Software Calibration for Stereo Camera on Stereo Vision Mobile Robot using Tsai's Method," International Journal of Computer Theory and Engineering vol. 2, no. 3, pp. 390-394, 2010.
- [25] M. A. de Lemos, E. V. Liberado, Galdenoro.a, "Machine Vision and Planning applied on Assembly Line of Multiple Products," International Journal of Computer Theory and Engineering vol. 4, no. 3, pp. 422-425, 2012.
- [26] Mohd Firdaus Zakaria, Hoo Seng Choon, and Shahrel Azmin Suandi, "Object Shape Recognition in Image for Machine Vision Application," International Journal of Computer Theory and Engineering vol. 4, no. 1, pp. 76-80, 2012.
- [27] Yoshiaki Hagiwara, "The World of Digital Circuits for Artificial Intelligent Partner System (AIPS)", ISBN978-4-88359-339-2, 450 pages, Hard Cover, Seizansha, 2016..
- [28] M. Sakakibara, et al, "A Back-illuminated Global-Shutter CMOS Image Sensor with Pixel-Parallel 14b Subthreshold ADC", ISSCC2018, Feb. 2018.
- [29] Y. Kumagai, et al, "Back-illuminated 2.74 um-Pixel-Pitch Global Shutter CMOS Image Sensor with Charge-Domain Memory Achieving 10k e- Saturation Signal "IEDM2018, Dec 2018.
- [30] Y. Kagawa and H. Iwamoto, "3D Integration Technologies for Stacked CMOS Image Sensors", an invited paper at the IEEE 3DIC2019 conference, Sendai, Japan, Oct 8, 2019.
- [31] Y. Hagiwara, "Multichip CMOS Image Sensor Structure for Flash Image Acquisition", IEEE Int. 3D Systems Integration Conf. (3DIC 2019), Sendai Japan, 2019. https://ieeexplore.ieee.org/document/9058907
- [32] Y. Hagiwara, "Simulation and Device Characterization of the P+PN+P Junction Type Pinned Photodiode and Schottky Barrier Photodiode", 4th IEEE EDS Technology & Manufacturing Conf. (EDTM2020), Penang Malaysia, March 16-18, 2020, https://ieeexplore.ieee.org/document/9117803
- [33] Yoshiaki Hagiwara, "Electrostatic and Dynamic Analysis of P+PNP Double Junction Type and P+PNPN Triple Junction Type Pinned Photodiodes", International Journal of Systems Science and Applied Mathematics, Volume 6, Issue 2, June 2021, https://www.sciencepublishinggroup.com/article/10.11648/j.ijssam.20210602.13
- [34] Y. Hagiwara, "Pinned Buried PIN Photodiode Type Solar Cell", Proc. Int. Conf. on Elec., Com. and Energy Tech (ICECET), Cape Town, South Africa, 9-10 Dec. 2021. https://ieeexplore.ieee.org/document/9698676
- [35] Y. Hagiwara, "Invention and Historical Development Efforts of Pinned Photodiode", Proc. Int. Conf. on Elec., Com. and Energy Tech (ICECET), Cape Town, South Africa, 9-10 Dec. 2021. https://ieeexplore.ieee.org/document/9698439
- [36] Yoshiaki Daimon Hagiwara, "Chronology of silicon-based image sensor development", IEEE EDS Newsletter pp.18-21. Jan 2023, https://eds.ieee.org/images/files/newsletters/Newsletter_Jan23.pdf
- [37] Yoshiaki Daimon Hagiwara, and Kikuyo Ishikawa, an invited talk, "Artificial Intelligent Partner System (AIPS) with Pinned Buried Photodiode used for Robot Vision and Solar Cell Panel", the 13th nternational Conference on Communications, Circuits and Systems, presented at ICCCAS2023, Singapore, May, 2023 and also at the IEEE International Conference on Artificial Intelligence and Power Engineering (AIPE2023), Tokyo Japan, Oct 2023. https://ieeexplore.ieee.org/document/10473244
- [38] Yoshiaki Daimon Hagiwara, an invited talk, "Review of Historical Development Efforts of Solid State Images and Solar Cell", the 13th IEEE International Conference on Communications, Circuits and Systems, ICCCAS2024, May 10-12, 2024.
- [39] https://electronics.stackexchange.com/questions/83018/difference-between-buried-photodiode-and-pinned-photodiode
- [40] https://www.sony.com/en/SonyInfo/News/notice/20200626/
- [41] https://www.shmj.or.jp/english/pdf/dis/exhibi1005E.pdf