Smart_AI_Robot_Vision_Image_Sensor_also_works_as_Solar_Cell.pdf

鉄腕アトムは半導体部品で構成され創られています。 鉄腕アトムの賢い電子の目は太陽の光を吸収して 光エネルギーを電気エネルギーに変換します。 鉄腕アトムの賢い電子の目は太陽電池でもあります。 賢い電子の目は半導体で造られます。

半導体とは?

Smart_AI_Robot_Vision_Image_Sensor_also_works_as_Solar_Cell_Yoshiaki_Hagiwara_01.mp4

<u>http://www.aiplab.com</u> <u>https://locomtec.jp/萩原aips研究所</u>

半導体とは?

講師 萩原aips研究所 萩原良昭



http://www.aiplab.com

<u>https://locomtec.jp/萩原aips研究所</u>





半導体とは?

講師 萩原aips研究所 萩原良昭

NPN 接合型 Bipolar Transistor とは?



Herbet Kroemer は BASE に P+P 領域をもうけて高周波数 Bipolar Transistor を発明してノーベル賞を授賞。

https://en.wikipedia.org/wiki/Herbert_Kroemer



Figure 1: The drift-field transistor for high frequency operations, invented by Herbert

<u>Chronology_of_Silicon_based_Image_Sensor_Development</u>

Sonyは1960年代に入り裏面をKOH液エッチングして基板抵抗値を下げ、EmitterをN+Nとして、N+NP+P-N-N+接合型 Bip Tr 技術を完成させた。 もとSonyの江崎玲於奈はP+N+ 接合ダイオードのトンネル現象の理論解析でノーベル賞を授賞した。 半導体とは?

講師 萩原aips研究所 萩原良昭

CMOS Transistor とは?

●CMOS inverter回路の水門モデル



半導体とは?

e- e- e-

Psub

N+



Vout

AL

N+

 $\mathbf{P}+$

Si+ Si+ Si+ Si+ Si+

P+

Nsub

講師 萩原aips研究所 萩原良昭



Water Barrier, Water Gate and Water Dam Analogy (3)P+PNPP+ Junction type Solar Cell (1) N+P-P+ Junction type Solar Cell P+PNPP+ junction type **Dynamic Photo Transistor** with a hill and a valley, creating the Empty Potential Well (2) N+PN Transistor Surface Very High Solar Cell Efficiency Switch Gate with Complete Photo Pair Separation Conduction without Recombination Band by Empty Potential Well Bending enhancing The Pinned Surface Sauface **P** - P Barrier Potential Short-wave **P** - **P** Barrier Potential Load **Belles Short Wave** helps Short Wave **Blue-light** Photo Pair Separation Photo Pair Separation Dam Low Solar Cell Efficiency Transistor Sensitivity by Photo Pairs Recombination Switch Gate Vout ****** Barrier Water Channel River Load T N - Ioating Storage Region Home Ground N **Completely Depleted Pinned** N+P-P+ Junction Barrier Valence Band Bending Empty Potential Well h+p., N. Load Vout (1) N+P-P+ Single Junction Solar Cell (3) P+PNPP+ Junction type Solar Cell

偉大な我々の祖先は<mark>堤防と水門とダム</mark>を発明し水を利用した。 ベル研の科学者は1947年12月23日に電子の水門を発明した。 SONYの萩原は1975年3月5日に電子のダムを発明した。

<u>Chronology_of_Silicon_based_Image_Sensor_Development</u>

金属の物記モデル 金んちも肥料なと もう(とうがそび出す!! $(AQ + (#) -> (Ae^{+}) + (e^{-})$

金属の物記モデル (自由主子) $(AQ + (\#) \longrightarrow (Ae^{\dagger}) + (e^{-})$ i h Al = TEJE3 (13) 金んちも肥射なと (先はエネルギーの柱である。) モチ(モー)がそで出す!!



中等体の物理モデル 金属的物理モデル the Electron Fog E) 光(5さいづい) ye- (40 t) (器に入った木)モデル 水変更の粒(自由セ子) 0 ● バブル泡(らけのホール) 5;+ * - 5;+ + e 5:1im 原子名号(14)

Ptyn半等体の助きモデル N type 华等年の物理モデル (ホール(らき)がを流とびる.) (日日を子(e) がを流とお) EG Ev Silion TA.3 As -> As + e Sit + B6

金属と半等体の接合の物理モデレ 后 AT ANT ANT ANT ANY ARY 0,

全属と N+ 半等体の現合の物記モデル 日期下午前在3月、 (高速度の(As)不 オンはすちか é e P 67 67(51) (==)

P+ 半等体の接合の物理モデル 金属化 Es PATO 「高濃度の国不純物原子加存在社) くらけホールがを流とする、> (オニリネでも) P

N 917 と Pタイプの単数年のた合の物理モデル £ 全臣







P+P-N-P-P+ Double Junction Pinned Photodiode Type Solar Cell defined in JPA2020-131313 (JP6810828) by Yoshiaki Hagiwara



P+P-N-P-P+ Double Junction Pinned Photodiode Type Solar Cell defined in JPA2020-131313 (JP6810828) by Yoshiaki Hagiwara

















ダブル接合Pinned Photodiode 型太陽電池

JPA2020-131313 (JP6828108) filed on Aug 1, 2020 by Yoshiaki Daimon Hagiwara, AIPS.

Japanese Patent Application JPA2020-131313

(a) N+N-P-P+シングル接合型太陽電池の場合、
出力電圧 Vout = 0 の場合、有効な
光電変換(空乏層)領域は最大となるが、
出力パワー Power = (lout)(Vout)はゼロである。
(b) N+N-P-P+シングル接合型太陽電池の場合、

最大パワー出力時の電圧が Vout ~ - EG/2 の場合有効な 光電変換(空乏層)領域が減少し、順方向電流がN+P接合 表面積と出力電圧に比例し急増し光電変換効率が劣化する。(b)

(c) P+P-N-N-P-P+ダブル接合型太陽電池の場合、
最大出力電圧 Vout ~ - EG/2 の場合でも有効な ジョーマン
光電変換(空乏層)領域は2倍以上である。さらに デー
受光表面のP+P濃度勾配によるバリア電界も貢献する。
VB =kT ln(P+/P-)も有効光電変換に寄与、出力端子の
N+P接合面積に比例する順方向電流も非常に小さい。 (c
http://www.aiplab.com/

<u>Chronology_of_Silicon_based_Image_Sensor_Development</u>







従来のN+NPP+接合型太陽電池では、受光表のN+層の電位がFLATでFloating状態にあり電界が存在しない。

従来の太陽電池が量子効率(光電変換効率)が悪いのは再結合領域の存在が大きな部分を占める事が原因である。



従来のN+NPP+接合型太陽電池は、受光表面積に比例した順方向大電流 IF が流れて変換効率の損失を招く。



従来のN+NPP+シングル接合型太陽電池も、広い受光表面積Ascに比例して光電流出力 lsc を得るが再結合も大きい。 従来のN+NPP+接合型太陽電池は、広いN+N領域 AN+に比例した順方向大電流 lr が流れて変換効率の損失を招く。



P+PN-PP+ダブル接合Pinned Photodiode型太陽電池も、広い受光表面積 Asc に比例して光大電流出力 Isc を得る。 一方、出力電流 lout が流れ出る N+N-PP+領域の表面積 AN+は小さく、それに比例する順方向大電流 IFも小さい。

Numerical Analysis of Double Junction Pinned Photodiode type Solar Cell

<u>C2024_03_18_a.c</u>	<u>C2024_03_18_Z1.txt</u>	C2024_03_18_G1.html	C2024_03_18_A1.txt
	C2024_03_18_Z2.txt	C2024_03_18_G2.html	C2024_03_18_A2.txt
	C2024_03_18_Z3.txt	C2024_03_18_G3.html	C2024_03_18_A3.txt

double DNNS=6000, XNN=0.3, RNN=0.3;

NP Single Junction Solar Cell



Numerical Analysis of Double Junction Pinned Photodiode type Solar Cell

<u>C2024_03_18_a.c</u>	<u>C2024_03_18_Z1.txt</u>	C2024_03_18_G1.html	<u>C2024_03_18_A1.txt</u>
	C2024_03_18_Z2.txt	C2024 03 18 G2.html	C2024 03 18 A2.txt
	C2024_03_18_Z3.txt	C2024_03_18_G3.html	C2024_03_18_A3.txt

double Dsub=1000,NV=100000000; double DPPS=30000,XPP=0.0,RPP=0.1; double DNNS=6000, XNN=0.3,RNN=0.3;

PNP Double Junction Solar Cell





Numerical Analysis of Double Junction Pinned Photodiode type Solar Cell

<u>C2024_03_18_a.c</u>	<u>C2024_03_18_Z1.txt</u>	C2024_03_18_G1.html	C2024_03_18_A1.txt
	C2024_03_18_Z2.txt	C2024_03_18_G2.html	C2024_03_18_A2.txt
	C2024_03_18_Z3.txt	C2024_03_18_G3.html	C2024_03_18_A3.txt

double Dsub=1000,NV=100000000; double DPPS=30000,XPP=0.0,RPP=0.1; double DNNS=6000, XNN=0.3,RNN=0.3;

PNP Double Junction Solar Cell



Vout=0 ダブル接合Pinned Photodiode 型太陽電池 Load SiO2 N-JPA2020-131313 (JP6828108) filed on Aug 1, 2020 Light by Yoshiaki Daimon Hagiwara, AIPS. Japanese Patent Application JPA2020-131313 (a) Vout=0 従来型太陽電池との比較 Vout<0 従来のシングル接合型太陽電池 ダブル接合型太陽電池の提案 JPA2020-131313 Load Light SiO2 N+



http://www.aiplab.com/

Chronology of Silicon based Image Sensor Development









萩原提案のダブル接合型太陽電池の実施例

See JPA2020-131313 (JP6818208)



(a) Floating-Surface P-I-N Single Junction type Solar Cell



Conventioan NP Single Junction Photodiode type Solar Cell


P+PNPP+ Double Junction Pinned Photodiode type Solar Cell JPA2020-131313 by Yoshiaki Hagiwara



NP Single Junction type Solar Cell













Smart_AI_Robot_Vision_Image_Sensor_also_works_as_Solar_Cell.pdf

鉄腕アトムは半導体部品で構成され創られています。 鉄腕アトムの賢い電子の目は太陽の光を吸収して 光エネルギーを電気エネルギーに変換します。 鉄腕アトムの賢い電子の目は太陽電池でもあります。 賢い電子の目は半導体で造られます。

半導体とは?

<u>2024_02_01_半導体とは?萩原良昭.pdf</u> <u>2024_02_01_半導体とは?萩原良昭.mp4</u>

<u>http://www.aiplab.com</u> <u>https://locomtec.jp/萩原aips研究所</u>

Yoshiaki Hagiwara

Artificial Intelligent Partner System(AIPS) hagiwara@aiplab.com



Yoshiaki (Daimon) Hagiwara

Ph.D. IEEE Life Fellow, AAIA Fellow

Born on July 4, 1948 in Kyoto Japan. Moved to USA in 1965 for studying. **Graduated Riverside Polytechnic** High School, Calif USA in June, 1967. **Graduated Caltech in Pasadena** Calif. USA with the degrees of BS in 1971, MS in 1972 and PhD in 1975. Worked at Sony Tokyo Japan since Feb 1975 till July 2008. Then, worked as a professor at Sojo University in Kumamoto-city, Japan till March 2017. Also serving in the Education Committee of the Society of Semiconductor Industry Specialists (https://www.ssis.or.jp). as the Chair till March 2022, now as a member. Currently also working as a specially appointed professor at Sojo University. (<u>https://www.sojo-u.ac.jp/</u>)

Yoshiaki Hagiwara



Basic Three Components of Intelligent Image Sensor

Yoshiaki Hagiwara

(1) A classical MOS image sensor has a single junction type Photodiode with the N+ Floating Surface Diffusion. It has a long floating diffusion output read-out data line as the charge transfer device (CTD).



<u>Yoshiaki Hagiwara</u>

(2) Peter Noble proposed in 1968 to use an in-pixel source amplifier circuit for each picture element.

Peter Nobel, IEEE Transaction of Electron Devices 15-4 (1968) pp. 202-209



(3) Boyle and Smith in 1970 proposed the concept of charge couple device (CCD).

W. S. Boyle and G. E. Smith, "Charge Coupled Semiconductor Devices," B. S. T. J., 49, No. 4 (April 1970) pp. 587-593.



Yoshiaki Hagiwara

(4) Hughes Aircraft Company reported at IEDM1973 the Overlapped Electrode Structure to enhance the charge transfer efficiency of Buried Channel CCD in 1973.

D. M. Erb, W. Kotcyczka, S. C. Su, C. Wang, and G. Clough, "An Overlapped Electrode Buried Channel CCD" IEDM1973, Dec 3-5 (1973)

Gilbert F. Amelio, USP3931674, Jan 13, 1976, "Self Aligned CCD Elementincluding Two Levels Electrodes..."

Sony CCD process is very similar to the Overlapped Electrode Structure reported at IEDM1973 Sony process used self-aligned ion implantation before the oxidation of the first electrode.



(5) James M. Early on July 22 in 1975 proposed the concept of in-pixel vertical overflow drain (VOD).

James M. Early, "Charge Coupled Device with Overflow Drain Protection", USP3896485, July 22, 1975.



(6) Yoshiaki Hagiwara on October 23 in 1975 proposed the concept of the triple junction type Pinned Photodiode with back light illumination mode with the in-pixel CCD/MOS type dynamic capacitor buffer memory for Global Shutter Operation needed critically for CMOS image sensors.

Yoshiaki Hagiwara, Japanese Patent Application JPA 1975-127646, October 23, 1975.



Yoshiaki Hagiwara

(7) Yoshiaki Hagiwara on October 23 in 1975 proposed the concept of the double junction type Pinned Photodiode with back light illumination mode with the in-pixel CCD/MOS type dynamic capacitor buffer memory for Global Shutter Operation needed critically for CMOS image sensors.

Yoshiaki Hagiwara. Japanese Patent Application JPA 1975-127647, October 23, 1975.



- Yoshiaki Hagiwara
- (8) Yoshiaki Hagiwara on November 10 in 1975 proposed the concept of the double junction type Pinned Photodiode with the front-side built-in vertical overflow protection capability
- Yoshiaki Hagiwara, Japanese Patent N. 1215101 (Japanese Patent Application JPA1975-134985)



Yoshiaki Hagiwara

(9) Yoshiaki Hagiwara on November 10 in 1975 proposed the concept of the triple junction type Pinned Photodiode with the back-side built-in vertical overflow protection capability.

Yoshiaki Hagiwara, Japanese Patent No. 1215101 (Japanese Patent Application JPA1975-134985)



Yoshiaki Hagiwara

(10) Koike and Takemoto used P+NP Pinned Photodiode for MOS image sensor with overflow protection scheme by draining the excess signal charge thru the charge transfer gate (CTG) to the output diffusion data lines during the photo signal integration time.

Koike and Takemoto, Japanese Patent Application JPA1977-837, Jan 10, 1977 on P+NP Pinned Photodiode with Overflow Protection Scheme.





(11) Yamada at Toshiba proposed in 1988 the NPN double junction type Photodiode with the floating surface N diffusion storage region with the vertical overflow protection.

T. Yamada, Japanese Patent Application JP1978-1971 on NPN double junction type photodiode with overflow protection, filed on Jan 13, 1978





(12) Sony developed in 1978 the P+NP double junction type Pinned Photodiode with the complete charge transfer capability to realize the excellent feature of no image lag for fast action pictures. The pinned surface P+ hole accumulation region was formed by self-aligned ion implantation. Total dark current was measured to be less than 5 nA/cm². And the dark current level was less than 3 % of the maximum signal level at room temperature of 20 °C. Very low surface dark current was observed since there is no electric field in the Pinned P+ surface region,

Yoshiaki Hagiwara, SSDM1978 `Paper and Japanese Patent No. 1215101 (Japanese Patent Application JPA 1975-134985)

Yoshiaki Hagiwara, Motoaki Abe and Chikara Okada, "A 380H x 488V CCD Imager with Narrow Channel Transfer Gates". Proceeding of the 10th Conference on Solid State Devices, Tokyo 1978; Japanese Journal of Applied Physics, Volume 18(1979) Supplement 18-1, pp. 335-340.



Yoshiaki Hagiwara

(13) Sony developed the CCD/MOS dynamic photo capacitor type photon detecting device and the CCD type Charge Transfer Device (CTD) for an interline CCD image sensor in 1980 with the complete charge transfer of no image lag feature for fast action pictures.

Y. Kanoh, T. Ando, H. Matsumoto, Y. Hagiwara and T. Hashimoto, "Interline Transfer CCD Image Sensor", Technical Journal of Television Society, ED 481, pp. 47-52, Jan 24, 1980.



Yoshiaki Hagiwara

(14) Sony used the P+NP double junction type Pinned Photodiode for 380H x 488V in 1978 and 570H x488V one chip color FT CCD Image Sensors in 1980.

Yoshiaki Hagiwara, SSDM1978 `Paper and Japanese Patent No. 1215101 (Japanese Patent Application JPA 1975-134985)

Yoshiaki Hagiwara, Motoaki Abe and Chikara Okada, "A 380H x 488V CCD Imager with Narrow Channel Transfer Gates". Proceeding of the 10th Conference on Solid State Devices, Tokyo 1978; Japanese Journal of Applied Physics, Volume 18(1979) Supplement 18-1, pp. 335-340.

I. Kajino, M. Shimada, Y. Nakada, Y. Hirata and Y. Hagiwara," Single Chip Color Camera Using Narrow channel CCD Imager with Over Flow Drain", Technical Report of The Institute of Image Information and Television Engineers, vol. 5, no. 29, pp. 32-3S, (1981).





Sony 1980 Video Movie has in one body an 8 mm VTR and One Chip FT CCD Image Sensor with the PNP Double Junction type Pinned Photodiode developed by Hagiwara in 1978

(15) NEC used Buried Photodiode for the ILT CCD image sensor for the first time in the world. However, the P+NP double junction type Buried Photodiode did not have any adjacent P+ channel stops region. The NEC IEDM1982 reported the details of the serious image lag problems. This is NOT Pinned Photodiode. The buried N storage region of this Buried Photodiode is floating since the surface P+ is not pinned. There is a large RC delay constant and the long P+ surface diffusion stripe would be floating. The surface P+ is not pinned.

N. Teranishi, Y. Ishihara and H. Shiraki, Japanese Patent Application JPA1980-138026. N. Teranishi, A. Kohono, Y. Ishihara, E. Oda, and K. Arai, "No image lag photodiode structure in in the interline CCD image sensor", 1982 International Electron Devices Meeting (IEDM1982) Digest of Technical Papers, pp. 324-327, (1982).



and not grounde

第2团

Ρ

第3日

Ν

VDEP

and not er

(16) KODAK developed in 1984 the P+NP double junction type Pinned Photodiode, which has the adjacent P+ channel stops under the LOCOS region. Consequently, the buried N storage region has the pinned empty potential well when the signal charge is completely drained.

> B. C. Burkey, W. C. Chang, J. Littlehale, T. H. Lee, T. J. Tredwell, J. P. Lavine, E. A. Trbk, "The Pinned Photodiode for an Interline-transfer CCD Image Sensor", IEDM1984, Digest of Technical Papers, paper (2.3), (1984).

Yoshiaki Hagiwara invented Pinned Photodiode In 1975.

Sony used Pinned Photodiode for the FT CCD image sensor for the first time in the world in 1978. NEC used Buried Photodiode for the ILT CCD image sensor for the first time in the world in 1982. Kodak used Pinned Photodiode for the ILT CCD image sensor for the first time in the world in 1984.



(17) Sony developed in 1987 the P+NPN triple junction type Pinned Photodiode with the pinned surface P+ hole accumulation region formed by high energy ion implantation without LOCOS with the overflow protection and the electrical shutter function for fast action pictures.

M. Hamasaki, T. Suzuki, Y. Kagawa, K. Ishikawa, K. Miyata and H. Kambe, "An IT-CCD image with electronically variable shutter speed", Technical Report of The Institute of Image Information and Television Engineers. vol. 12, no. 12, pp. 31-36, (1988).



Yoshiaki Hagiwara

(18) NHK developed in 1987 the active in-pixel current amplifier circuit used in MOS image sensor. Peter Nobel, IEEE Transaction of Electron Devices 15-4 (1968) Ando et al, "Amplified MOS Intelligent Imager", TV Society Technical Report, Vol. 11 No. 41 pp. 1075-1082 (1987)

Peter Noble, 1968



P+ SiO2 SiO₂

Floating Diffusion Vertical Data Line

The first active pixel 3T1C large scale MOS image sensor of Vdd word line type was developed in 1987 by Ando team at NHK and was called as Amplified MOS Intelligent Imager (AMI) while Peter Noble proposed the VGG word line type Active Pixel MOS image sensor in 1968.

P+

N+





(19) Hagiwara proposed Multi-chip 3D CMOS Image Sensor for Flash Image Acquisitions in 2019 using the original P+PNP double junction Pinned Photodiode invented in 1975 by Hagiwara.
Peter Nobel, IEEE Transaction of Electron Devices 15-4 (1968)

Yoshiaki Hagiwara, Japanese Patent Application JPA 1975-127647, October 23, 1975.

Yoshiaki Hagiwara, "Multichip CMOS Image Sensor Structure for Flash Image Acquisition", IEEE 2019 International 3D Systems Integration Conference (3DIC2019), Sendai, Japan.



(20) An example of 1C6T type active pixel with the double source follower current amplifier circuits with Global Shutter function which is suitable to be used for the multi-chip 3D integration.

Yoshiaki Hagiwara, "Multichip CMOS Image Sensor Structure for Flash Image Acquisition", IEEE 2019 International 3D Systems Integration Conference (3DIC2019), Sendai, Japan.



An example of 1C6T active pixel source follower current amplifier circuit proposed by Hagiwara 2021.

(21) Sony proposed Multi-chip 3D CMOS Image Sensor for Flash Image Acquisitions in 2019.



Peter Nobel, IEEE Transaction of Electron Devices 15-4 (1968)

Yoshiaki Hagiwara, Japanese Patent Application JPA 1975-127647 October 23, 1975. Yoshiaki Hagiwara, "Multichip CMOS Image Sensor Structure for Flash Image Acquisition", IEEE 2019 International 3D Systems Integration Conference (3DIC2019), Sendai, Japan.

Taku Umebayashi, Hiroshi Takahashi, Japanese Patent Number 5773379 on the invention of the Cu-to-Cu direct contact technique to achieve the 3D stacked multi-chip LSI system.

Ryoji Suzuki, Keiji Mabuchi, Tomonori Mori, Japanese Patent Number 3759435 on the invention of the fabrication method to achieve back illuminated image sensors.

Yoshiaki Hagiwara

(22) Difference of Buried Photodiode and Pinned Photodiode.

Buried Photodiode is not always Pinned Photodiode. But Pinned Photodiode is always Buried Photodiode. Pinned Photodiode does not have the serioous image lag problem. But Buried Photodiode may have the seriour image lag problem.

Buried Photodiode and Pinned Photodiode are the double junction dynamic photodiodes.



(23) Difference of Buried Photodiode and Pinned Photodiode.



Buried Photodiode Floating Surface P+ region CIG SiOZ **Depletion Regi** Psub Serious Image Lag Problem **Pinned Photodiode** Pinned Surface P+ region CTG SiO2 ----Psub No Image Lag Problem

Pinned Photodiode Must Have the Grounded P+ Channel Stops Nearby.

The resistivity p of the P+ hole accumulation layer is given by p = R "W " d/L In the 2/3 inch optical lens system, we have the optical image size of 8.8 mm (H) x 6.6 mm (V) which was a common size in 1980s. Hence, we then have L = 6.6 mm = 6600 µm The short wave blue light cannot penetrate more than d = 0.2 µm into the silicon crystal in depth. Hagiwara reported in SSDM1978 paper Qd = 2 x 10 13 cm;2 which gives Nd = Qd/d = 1 x 10 18 cm;3 For Nd = 1×10^{18} cm³, we have $\rho = 0.04$ ohm cm = 400 ohm μ m $RC = \{Lp / (W^*d)\} \{\varepsilon W^*L / Xo\} = \varepsilon p L^2 / (d Xo)$ We have $\varepsilon = 216$ e/volt µm for silicon oxide and e = 1.6 x 10 Coulomb $RC = (216) (1.6 \times 10^{-19}) (400)(6600)(6600) / (0.2)/(0.1) sec$ RC = 30.1 usec while one frame is 1/60 sec = 16.7 msec and the Vertical CCD register clock period is 16.7/500 = 33.4 µsec Hence RC delay time may not be ignored and surface P+ may be floating ?

Yoshiaki Hagiwara

(24) Difference of Buried Photodiode and Pinned Photodiode.

Difference between Buried Photodiode and Pinned Photodiode

What is the difference between Buried Photodiode and Pinned Photodiode? I understand that the P+/N/P structure where the P+ and P layers have the same potential is the Pinned Photodiode. So what is the buried Photodiode?

This is a commonly misunderstood misused set of terminologies.

First off these are not PIN Photodiodes - which stands for P - Intrinsic- N. These have large depletion regions for higher internal QE (Quantum Efficiency) and faster response. You can't make an array with this design though.

Pinning, refers to fermi-level pinning or pinning to a certain voltage level. Or also the forcing or prevention of the fermi-level/voltage from moving in energy space.

You can get surface state pinning from the dangling Si/SiO2 bonds providing trapping centers. A buried PD (Photodiode) has a shallow implant that forces the charge carriers away from these surface traps. The Si/SiO2 surface contributes to increased leakage (dark current) and noise (particularly 1/f noise from trapping/de-trapping). So confusingly a buried PD avoids pinning of the fermi-level at the surface.

A pinned PD is by necessity a buried PD, but not all buried PD's are pinned. The first Pinned PD was invented by Hagiwara at Sony and is used in ILT CCD PD's, these same PD's and the principles behind this complete transfer of charge are used in most CMOS imagers built today.

A pinned PD is designed to have the collection region deplete out when reset. AS the PD depletes it becomes disconnected from the readout circuit and if designed properly will drain all charge out of the collection region (accomplishing complete charge transfer). An interesting side effect is that the capacitance of the PD drops to effectively zero and therefore the KTC noise $q_n = sqrt(KTC)$ also goes to zero. When you design the depletion of the PD to deplete at a certain voltage you are pinning that PD to that voltage. That is where the term comes from.

I've edited this Answer to acknowledge Hagiwara-san's contribution. It has long been incorrectly attributed to Teranishi and to Fossum (in CMOS image sensors)







Hagiwara's Lab Note at Sony in February 1975

Yoshiaki Hagiwara

(25) Four Types of Basic Photo Sensor Structures



(B) Double Junction PNP type Buried Photodiode with the floating surface P region and the floating buried N storage region



(C) Double Junction P+NP type Buried Photodiode with the floating surface P+ hole accumulation region and the floating N Storage Region.



(D) Double Junction P+NP type Pinned Photodiode with the pinned surface P+ hole accumulation region and the pinned N Storage Region





LECTURES O

FEYNMAN · LEIGHTON · SANDS

After studying the quantum theory of hydrogen atom, Hagiwara learned for the first time the physics of semiconductor devices, including the crystal band thery of the single junction type PN diode and the double junction type PNP bipolar transistor at the 2nd year in college.

CHAPTER 12. THE HYPERFINE SPLITTING IN HYDROGEN

- 12-1 Base states for a system with two spin one-half particles 12 - 1
- 12-2 The Hamiltonian for the ground state of hydrogen 12-3
- 12-3 The energy levels 12-7
- 12-4 The Zeeman splitting 12-9
- 12-5 The states in a magnetic field 12-12
- 12-6 The projection matrix for spin one 12-14

CHAPTER 13. PROPAGATION IN A CRYSTAL LATTICE

- 13-1 States for an electron in a one-dimensional lattice 13-1
- 13-2 States of definite energy 13-3
- 13-3 Time-dependent states 13-6
- 13-4 An electron in a three-dimensional lattice 13-7
- 13-5 Other states in a lattice 13-8
- 13-6 Scattering by imperfections in the lattice 13-10
- 13–7 Trapping by a lattice imperfection 13–12
- 13-8 Scattering amplitudes and bound states 13-13

CHAPTER 14. SEMICONDUCTORS

- 14-1 Electrons and holes in semiconductors 14-1
- 14-2 Impure semiconductors 14-4
- 14-3 The Hall effect 14-7
- 14-4 Semiconductor junctions 14-8
- 14-5 Rectification at a semiconductor junction 14-10
- 14-6 The transistor 14-11



$$I = I_0(e^{+q\Delta V/\epsilon T} - 1).$$
(14.14)

The net current I of holes flows into the n-type region. There the holes diffuse into the body of the n-region, where they are eventually annihilated by the majority n-type carriers-the electrons. The electrons which are lost in this annihilation will be made up by a current of electrons from the external terminal of the n-type so Make h-side material.

When ΔV is zero, the net current in Eq. (14.14) is zero. For positive ΔV the current increases rapidly with the applied voltage. For negative ΔV the current reverses in sign, but the exponential term soon becomes negligible and the negative current never exceeds I₀-which under our assumptions is rather small. This back current I_0 is limited by the small density of the minority carriers on the *n*-side of the junction

If you go through exactly the same analysis for the current of negative carriers which flows across the junction, first with no potential difference and then with a small externally applied potential difference ΔV , you get again an equation just like (14.14) for the net electron current. Since the total current is the sum of the currents contributed by the two carriers, Eq. (14.14) still applies for the total current provided we identify I_0 as the maximum current which can flow for a reversed voltage. The voltage-current characteristic of Eq. (14.14) is shown in Fig. 14-10. It

computers. We should remark that Eq. (14.14) is true only for small voltages.

Fig. 14-10. The current through a junction as a function of the voltage across it.

deged light ..

4 I/I.

Δ٧/ΚΤ

 $V_c \ll V_b$



Fig. 14-11. The potential distribution in a transistor with no applied voltages

> ini P

Perhaps the most important application of semiconductors is in the transistor. The transistor consists of two semiconductor junctions very close together. Its operation is based in part on the same principles that we just described for the semiconductor diode-the rectifying junction. Suppose we make a little bar of germanium with three distinct regions, a p-type region, an n-type region, and another p-type region, as shown in Fig. 14-11(a). This combination is called a p-n-p transistor. Each of the two junctions in the transistor will behave much in the way we have described in the last section. In particular, there will be a potential gradient at each junction having a certain potential drop from the n-type region to each p-type region. If the two p-type regions have the same internal properties, the variation in potential as we go across the crystal will be as shown in the graph

Now let's imagine that we connect each of the three regions to external voltage sources as shown in part (a) of Fig. 14-12. We will refer all voltages to the terminal connected to the left-hand p-region so it will be, by definition, at zero potential, We will call this terminal the emitter. The n-type region is called the base and it is connected to a slightly negative potential. The right-hand p-type region is called the collector, and is connected to a somewhat larger negative potential. Under these circumstances the variation of potential across the crystal will be as shown in the graph of Fig. 14-12(b).

Let's first see what happens to the positive carriers, since it is primarily their Fig. 14-12. The potential distribubehavior which controls the operation of the p-n-p transistor. Since the emitter is



(b)

14-11

of Fig. 14-11(b).

ratchet and pawl-in Chapter 46 of Volume I. We get the same equations in the two situations because the basic physical processes are quite similar. 14-6 The transistor S

V_=0 V < 0 $V_{\mu} \ll V_{\mu}$ (a) V (b) C

Fig. 14-12. The potential distribution in an operating transistor.



Yoshiaki Hagiwara, Motoaki Abe and Chikara Okada, "A 380H x 488V CCD Imager with Narrow Channel Transfer Gates". Proceeding of the 10th Conference on Solid State Devices (SSDM1978), Tokyo 1978;



constant so long as ΔV is not too large. When they approach the barrier, these carriers will still find a downhill potential and will all fall down to the p-side. (If ΔV is larger than the natural potential difference V, the situation would change. but we will not consider what happens at such high voltages.) The net current I of positive carriers which flows across the junction is then the difference between the currents from the two sides:

$$I = I_0 (e^{+q\Delta V/\kappa T} - 1).$$
(14.14)

The net current I of holes flows into the n-type region. There the holes diffuse into the body of the n-region, where they are eventually annihilated by the majority n-type carriers-the electrons. The electrons which are lost in this annihilation will be made up by a current of electrons from the external terminal of the n-type so Make h-side material.

When ΔV is zero, the net current in Eq. (14.14) is zero. For positive ΔV the current increases rapidly with the applied voltage. For negative ΔV the current reverses in sign, but the exponential term soon becomes negligible and the negative current never exceeds I_0 —which under our assumptions is rather small. This back current I_0 is limited by the small density of the minority carriers on the *n*-side of the junction

If you go through exactly the same analysis for the current of negative carriers which flows across the junction, first with no potential difference and then with a small externally applied potential difference ΔV , you get again an equation just like (14.14) for the net electron current. Since the total current is the sum of the currents contributed by the two carriers, Eq. (14.14) still applies for the total current provided we identify I_0 as the maximum current which can flow for a reversed voltage.

The voltage-current characteristic of Eq. (14.14) is shown in Fig. 14-10. It shows the typical behavior of solid-state diodes-such as those used in modern computers. We should remark that Eq. (14.14) is true only for small voltages. For voltages comparable to or larger than the natural internal voltage difference V, other effects come into play and the current no longer obeys the simple equation.

You may remember, incidentally, that we got exactly the same equation we have found here in Eq. (14.14) when we discussed the "mechanical rectifier"-the ratchet and pawl-in Chapter 46 of Volume I. We get the same equations in the two situations because the basic physical processes are quite similar.

S

14-6 The transistor

Perhaps the most important application of semiconductors is in the transistor. The transistor consists of two semiconductor junctions very close together. Its operation is based in part on the same principles that we just described for the semiconductor diode-the rectifying junction. Suppose we make a little bar of germanium with three distinct regions, a p-type region, an n-type region, and another p-type region, as shown in Fig. 14-11(a). This combination is called a p-n-p transistor. Each of the two junctions in the transistor will behave much in the way we have described in the last section. In particular, there will be a potential gradient at each junction having a certain potential drop from the n-type region to each p-type region. If the two p-type regions have the same internal properties, the variation in potential as we go across the crystal will be as shown in the graph of Fig. 14-11(b).

Now let's imagine that we connect each of the three regions to external voltage sources as shown in part (a) of Fig. 14-12. We will refer all voltages to the terminal connected to the left-hand p-region so it will be, by definition, at zero potential, We will call this terminal the emitter. The n-type region is called the base and it is connected to a slightly negative potential. The right-hand p-type region is called the collector, and is connected to a somewhat larger negative potential. Under these circumstances the variation of potential across the crystal will be as shown in the graph of Fig. 14-12(b).

Let's first see what happens to the positive carriers, since it is primarily their behavior which controls the operation of the p-n-p transistor. Since the emitter is



doged light ..

4 I/I.

Δ٧/ΚΤ



Fig. 14-11. The potential distribution in a transistor with no applied voltages



14-11

Yoshiaki Hagiwara


Smart_AI_Robot_Vision_Image_Sensor_also_works_as_Solar_Cell.pdf

What is Semiconductor ?

<u>https://locomtec.jp/萩原aips研究所</u> <u>http://www.aiplab.com</u>

Yoshiaki Hagiwara









In 1978 Sony(Hagiwara) measured the light sensitivity of Pinned Photodiode using a FT CCD image sensor as an ideal test element for measurements and reported the result at the SSDM1978 conference in Tokyo.







Light Penetration Depth (LPD) in Silicon Crystal.



(a) Floating-Surface P-I-N Single Junction type Solar Cell



Conventioan NP Single Junction Photodiode type Solar Cell



P+PNPP+ Double Junction Pinned Photodiode type Solar Cell JPA2020-131313 by Yoshiaki Hagiwara



NP Single Junction type Solar Cell





NP Single Junction type Solar Cell

•Start with a P type wafer of an impurity atom doping density of Dp while the surface N region of Dn.

Let the NP junction depth to be Xj. Let the depletion region width in the surface N region side to be Wn. while the the depletion region width in the P substrate side to be Wp. The total depletion width W is give as











(a) Floating-Surface P-I-N Single Junction type Solar Cell



NP Single Junction type Solar Cell

•Start with a P type wafer of an impurity atom doping density of Dp while the surface N region of Dn.

Let the NP junction depth to be Xj. Let the depletion region width in the surface N region side to be Wn. while the the depletion region width in the P substrate side to be Wp. The total depletion width W is give as







Conventional Single Junction type Solar Cell



Pinned Photodiode type Solar Cell defined in JPA2020-131313



Publication_List_by_Yoshiaki_Hagiwara.html



Pinned Photodiode type Solar Cell defined in JPA2020-131313



(a) Floating-Surface P-I-N Single Junction type Solar Cell



















Smart_AI_Robot_Vision_Image_Sensor_also_works_as_Solar_Cell.pdf

鉄腕アトムは半導体部品で構成され創られています。 鉄腕アトムの賢い電子の目は太陽の光を吸収して 光エネルギーを電気エネルギーに変換します。 鉄腕アトムの賢い電子の目は太陽電池でもあります。 賢い電子の目は半導体で造られます。

半導体とは?

<u>2024_02_01_半導体とは?萩原良昭.pdf</u> <u>2024_02_01_半導体とは?萩原良昭.mp4</u>

<u>http://www.aiplab.com</u> <u>https://locomtec.jp/萩原aips研究所</u>