


受光表面P+層と裏面のP+層の両面がピン留め接地された、P+PNPP+接合型新型太陽電池の提案

非常に複雑な半導体電子デバイスの物理動作とその構造の説明に挑戦する事になる。できるだけ直観に訴える方法で説明し、数式は極力さけて、基本原理動作を直観的なイメージで理解できる様に工夫をこらして文系の一般社会人の皆様にも親しみを感じる半導体の基礎知識の紹介となればと希望する。

- (1) 金属と絶縁体の違い
- (2) 半導体の基本特性
- (3) single接合型のダイオードの整流特性
- (4) double 接合型バイポーラトランジスタの電流増幅特性
- (5) triple 接合型サイリスタ型の理想的な高速Switch動作特性
- (6) MOS型のトランジスタの電流増幅特性
- (7) CMOS型インバータ回路の省エネ特性
- (8) 超光感度のCMOS型イメージセンサーの特性
- (9) double接合型の新型太陽電池の構造とその動作原理



崇城大学 理事長付き 特任教授
IEEE Life Fellow, Ph.D., 工学博士

(6) MOS型のトランジスタの電流増幅特性

詳細は青山社出版の人工知能パートナーシステム(AIPS)を支える「デジタル回路の世界」に記載。

<https://www.seizansha.co.jp/ISBN/ISBN978-4-88359-339-2.html>

<https://www.seizansha.co.jp/>



崇城大学 理事長付き 特任教授
IEEE Life Fellow, Ph.D., 工学博士

仕様:B5判上製

475ページ

ISBN978-4-88359-339-2

発行日:2016/03/01



人工知能パートナーシステム(AIPS)を支える
デジタル回路の世界

IEEE Life Fellow, Ph.D.

萩原 良昭 著


ISBN978-4-88359-339-2 B5判 上製 475頁

定価(本体9,000円+税)


未来の人間社会には人工知能パートナーシステム(AIPS)とも言える人間にやさしい支援システムが出現すると期待している。AIPS搭載の自動走行車や老人介護システム、人間型歩行ロボットやロボット・ハウスなどである。そこで本書では、そのAIPSを支える「デジタル回路の世界」と題し、ハードとソフトの両面で、人とコンピュータをつなぐデジタル技術について紹介している。図や絵をたくさん用意して、基礎からやさしく解説している。

図 4-4-1


(1) 金属容量



(2) NP接合容量




(3) MOS容量




3種類の容量の構造

図 4-4-2




MOS 容量構造に形成される反転層の中の電子

図 4-4-3




MOS 容量構造に形成される反転層の中の電子

図 4-4-4(1)




Off mode 動作での MOS transistor の様子

図 4-4-4(2)




Saturation mode 動作での MOS transistor の様子

図 4-4-4(3)




Linear mode 動作での MOS transistor の様子

図 4-4-4(4)





$V_d = V_S$ での MOS transistor の様子


図 4-4-5



NMOS transistor を使った電圧増幅回路 MOSAmp() の I-V 特性




NMOS transistor を使った抵抗負荷型反転回路 invNMOSR() の入出力電圧特性




NMOS transistor のいろいろな物理定数とその関係式



図 4-4-8



MOS Transistor の断面図




NMOS transistor の断面図と layout 図




(1) Off Mode

When $V_{ch} = V_G - V_{thn} < V_S$,
 $I_d = 0$;




(2) Saturation Mode

When $V_{ch} = V_G - V_{thn} < V_D$,
 $B = 2 (V_G - V_{thn} - V_S)$;
 $I_d = B^2 / 2$;



(3) Linear Mode

When $V_{ch} = V_G - V_{thn} > V_D$,
 $B = 2 (V_G - V_{thn} - V_S)$;
 $I_d = (V_D - V_S) \{ B - (V_D - V_S) \} / 2$;



```
define NMOS( ) { input VG,VD,VS ; output IDS ; Vthn=0.1;



/* Off Mode */
/* Saturation Mode */
/*Linear Mode*/

B= 2 ( VG-Vthn-VS) ; if B<0 , return 0 ;
Vch=VG-Vthn; if Vch < VD, return B*B/2 ;
return (VD-VS)(B-(VD-VS))/2; }

```


NMOS transistor の電流電圧 (I vs V) 特性のまとめ

PMOS Transistor の I/V 特性




(1) Off Mode

When $V_{ch} = V_G + V_{thp} > V_S$,
 $I_{sd} = 0$;




(2) Saturation Mode

When $V_{ch} = V_G + V_{thp} > V_D$,
 $B = 2(V_S - V_G - V_{thp}) > 0$;
 $I_{sd} = B^2 / 2$;



(3) Linear Mode

When $V_{ch} = V_G + V_{thp} < V_D$,
 $B = 2(V_S - V_G - V_{thp}) > 0$;
 $I_{sd} = (V_S - V_D) \{ B - (V_S - V_D) \} / 2$;





```
define PMOS( ) { input VG,VS,VD; output ISD; Vthp=0.2;

/* Off Mode */
/* Saturation Mode */
/*Linear Mode*/

B=2( VS-VG-Vthp); if B<0 , return 0 ;
Vch=VG+Vthp; if Vch > VD, return B*B/2 ;
return (VS-VD)(B-(VS-VD))/2; }
```


PMOS transistor の電流電圧 (I vs V) 特性のまとめ




2種類のデジタル Switch 回路

図 4-4-12

NMOS switch 回路 SwitchN()



PMOS switch 回路 SwitchP()




2 x 2 = 4 通りの Switch 回路の状態




図 4-4-13(1)







switch on state



switch off state





SwitchN()回路の入出力特性



SwitchP()回路の入出力特性


SwitchCN()

when $V_{in}=V_{ss}$




NMOS

Switch=On
 $V_{in}=V_{ss}$
 $V_{out}=V_{ss}$



PMOS



Switch=On
 $V_{in}=V_{ss}$
 $V_{out}=V_{ss}+V_{thp}$




(PMOS alone cannot make V_{out} equal to V_{ss} without NMOS)

SwitchCN()回路の入出力特性 $V_{in}=V_{ss}$ の場合


SwitchCN()
when Vin=Vdd



NMOS



PMOS





(NMOS alone cannot make Vout equal to Vdd without PMOS)

SwitchCN()回路の入出力特性 Vin=Vddの場合


SwitchCP()

when $V_{in}=V_{ss}$




NMOS

Switch=On
 $V_{in}=V_{ss}$
 $V_{out}=V_{ss}$



PMOS

Switch=On
 $V_{in}=V_{ss}$
 $V_{out}=V_{ss}+V_{thp}$





(PMOS alone cannot make V_{out} equal to V_{ss} without NMOS)


SwitchCP()回路の入出力特性 $V_{in}=V_{ss}$ の場合

SwitchCP()


when $V_{in}=V_{ss}$



NMOS



PMOS



(PMOS alone cannot make V_{out} equal to V_{ss} without NMOS)

SwitchCP()回路の入出力特性 $V_{in}=V_{dd}$ の場合

128-Bit Multicomparator Chip designed by Caltech Students and fabricated by Intel.

Ref: IEEE Journal of Solid State Circuits, VOL.SC11, No.4, October 1976

Prof. C. A. Mead and Yoshiaki Daimon Hagiwara working on the silicon chip design at Caltech in 1972

800

IEEE JOURNAL OF SOLID STATE CIRCUITS, VOL. SC-11, NO. 4, OCTOBER 1976

128-Bit Multicomparator

CARVER A. MEAD, RICHARD D. PASELEY, MEMBER, IEEE, LEE D. BRITTON, YOSHIAKI T. DAGIMON,
AND STEWART F. SANDO, JR., MEMBER, IEEE

A 128-bit multicomparator was designed to perform the multibit function on arbitrary logic level signals. Design was facilitated by using three levels of protection for the parallel, vertical applications. The circuit utilizes a 2-phase non-overlapping clock system with data handling and a unique gate array structure to accomplish the multibit function. The unique structure is protected by parallel busbars, a "data" register and a "key" register with a dual "mask" register handling each case. The 128-bit multicomparator was fabricated using advanced silicon gate metal-insulator-semiconductor (MOS) technology on a 100 x 100 mil chip containing 3000 devices. With standard-condition logic (TTL) input, data rates in excess of 1 MHz have been achieved. The average power dissipation was 228 mW in the 0.5 sec mode and 300 mW in the static mode.







Fig. 1. Block Diagram of Multicomparator.



128-bit Multicomparator chip, designed by Hagiwara in 1972-1973 and fabricated by Intel PMOS process.



128-Bit Multicomparator Chip designed by Caltech Students and fabricated by Intel.

Ref: IEEE Journal of Solid State Circuits, VOL.SC11, No.4, October 1976






Fig. 1. Block diagram of multicomparator.

128-Bit Multicomparator Chip designed by Caltech Students and fabricated by Intel.

Ref: IEEE Journal of Solid State Circuits, VOL.SC11, No.4, October 1976



(a)



(b)

Fig. 2. Possible connections of multicomparator. (a) Cascaded. (b) Bit-parallel, word-serial.

128-Bit Multicomparator Chip designed by Caltech Students and fabricated by Intel.

Ref: IEEE Journal of Solid State Circuits, VOL.SC11, No.4, October 1976




Fig. 3. Basic shift register cell. (a) Schematic. (b) Clock timing.




Fig. 4. Gated EXCLUSIVE-NOR gate. (a) Schematic. (b) Truth table.

128-Bit Multicomparator Chip designed by Caltech Students and fabricated by Intel.

Ref: IEEE Journal of Solid State Circuits, VOL.SC11, No.4, October 1976




Fig. 5. Full schematic of one bit slice of the multicomparator.

128-Bit Multicomparator Chip designed by Caltech Students and fabricated by Intel.

Ref: IEEE Journal of Solid State Circuits, VOL.SC11, No.4, October 1976

*serial-in/serial-out fast 128 bit parallel data comparator chip
fabricated by Intel corporation p-channel E/D MOS fabrication line*




Fig. 6. Photomicrograph of multicomparator chip.

128-Bit Multicomparator Chip designed by Caltech Students and fabricated by Intel.

Ref: IEEE Journal of Solid State Circuits, VOL.SC11, No.4, October 1976

TABLE I

Parameter	Performance ^a
Clock rate	0.0001-2 MHz
Dynamic supply current	25 mA
Static supply current	30 mA
Clock leakage current (ϕ_1)	120 nA
Clock leakage current (ϕ_2)	300 nA
Clock capacitance (ϕ_1)	40 pF
Clock capacitance (ϕ_2)	60 pF
Clock capacitance (ϕ_3)	40 pF
Interlock capacitance	7 pF
Input capacitance	10 pF
Output capacitance	10 pF

^aTest Conditions:

$$T = 23^\circ\text{C}, V_{CC} = 5\text{ V}, V_{DD} = -5\text{ V},$$

$$V_{\phi L} = +5\text{ V}, V_{\phi H} = -5\text{ V}, V_{\text{input}} = 0.5\text{ V}.$$

128-Bit Multicomparator Chip designed by Caltech Students and fabricated by Intel.

Ref: IEEE Journal of Solid State Circuits, VOL.SC11, No.4, October 1976

Dr. Lee Barton at Hewlett-Packard
Caltech Graduate, 1973



Lee D. Barton received the B.S.E.E. degree from the California Institute of Technology, Pasadena, in 1973.


He then invented and marketed a computer-aided memory for theater lighting control, and now works for Hewlett-Packard Laboratories, Cupertino, CA, designing and testing LSI integrated circuits for mini-computers.

Dr. Yoshiaki Hagiwara at Sony
Caltech Graduate, 1975



Yoshiaki Hagiwara was born in Kyoto, Japan, on July 4, 1948. He received the B.S., M.S., and Ph.D. degrees from the California Institute of Technology, Pasadena, in 1971, 1972, and 1975, respectively.

Since 1967, he has served several research groups in the Institute. He worked as a Data Professor in hydroacoustics from 1967 to 1969, engaging in the analysis of the pressure distribution of solitary waves, the influence of the geological features of a harbor upon the incident standing-wave amplitude in the harbor, and the diffusion mechanism of polluted objects in moving fluids. From 1969 to 1971, he worked as an Experimentalist in the Material Science Department and studied the switching and other electronic properties of newly developed amorphous alloys from the low temperature of 4 K to room temperature. From 1971 to 1975 he was a Research and Teaching Assistant both in the Electrical Engineering and Physics Departments at the California Institute of Technology. In the summer of 1971 and 1972, he visited Sony Corporation, Tokyo, Japan, as a Product-Appraisal Engineer at the Atsugi plant and engaged in developments and applications of bipolar technologies in video and power integrated circuits. He is presently with the Sony Corporation, Tokyo, Japan. His interests lie in the areas of digital and linear integrated circuit designs, the physics of microelectronic, and artificial intelligence.



Prof. C.A.Mead at Caltech



Carver A. Mead received the B.S., M.S., and Ph.D. degrees from the California Institute of Technology, Pasadena, in 1957, 1958, and 1959, respectively.

He has been a member of the faculty of the California Institute of Technology, Pasadena, CA, since 1957. His research interests include the understanding of current flow mechanisms in metal-semiconductor junctions, metal-oxide-semiconductors in amorphous silicon, and the design of a number of new solid-state electronic devices and their applications.

Dr. Mead is a Fellow of the American Physical Society and a member of the American Nuclear Society.

Dr. Richard Pashley at Intel
Caltech Graduate, 1974



Richard D. Pashley OM was born in Ft. Belvoir, VA, on September 1, 1947. He received the B.S., M.S., and Ph.D. degrees from the California Institute of Technology, Pasadena, CA, in 1969, 1971, and 1974, respectively.

Dr. Pashley is a member of the American Physical Society and the American Nuclear Society. He is currently an Assistant Professor of Physics at the University of California, San Diego, where he is also a member of the Center for Quantum Optics and the Center for Quantum Information Science. He is also a member of the American Physical Society and the American Nuclear Society.

ACKNOWLEDGMENT

The authors are pleased to acknowledge Intel Corporation for wafer fabrication.

128-Bit Multicomparator Chip designed by Caltech Students and fabricated by Intel.

Ref: IEEE Journal of Solid State Circuits, VOL.SC11, No.4, October 1976


Dr. Yoshiaki Hagiwara at Sony

Caltech Graduate, 1975



Yoshiaki Hagiwara was born in Kyoto, Japan, on July 4, 1948. He received the B.S., M.S., and Ph.D. degrees from the California Institute of Technology, Pasadena, in 1971, 1972, and 1975, respectively.

Since 1967, he has served several research groups in the Institute. He worked as a Data Processor in hydraulics from 1967 to 1969, engaging in the analysis of the pressure distribution of solitary waves, the influence of the geological features of a harbor upon the induced standing-wave amplitude in the harbor, and the diffusion mechanism of polluted objects in moving fluids. From 1969 to 1971, he worked as an Experimentalist in the Material Science Department and studied the switching and other electronic properties of newly developed amorphous alloys from the low temperature of 4 K to room temperature. From 1971 to 1975 he was a Research and Teaching Assistant both in the Electrical Engineering and Physics Departments at the California Institute of Technology. In the summer of 1971 and 1973, he visited Sony Corporation, Tokyo, Japan, as a Product-Appraisal Engineer at the Atsui plant and engaged in developments and applications of bipolar technologies in video and power integrated circuits. He is presently with the Sony Corporation, Tokyo, Japan. His interests lie in the areas of digital and linear integrated circuit designs, the physics of microelectronics, and artificial intelligence.



Sony Family Journal 2003 January Issue, No.142/Vol.27

Yoshiaki Hagiwara was born on July 4, 1948 in Kyoto Japan. Graduated from Murasaki-no Elementary School in 1958. Lady Murasaki Shikibu is very famous as the writer of the story of Genji. Graduated from Rakusei Middle High School in 1961. Moved to Riverside-city in California USA in 1965 and graduated from Riverside City Polytechnique High School in 1967. Lived in Pasadena California since 1967 and received BS1971, MS1972 and PhD1975 in Electrical Engineering and Physics from California Institute of Technology (Caltech) . Joined Sony on February 1975 till July 2008. Taught at Sojo University as a professor till 2017. He is now serving for the ssis.or.jp.

Artificial Intelligent Partner System(AIPS) Home Page Top

hagiwara-yoshiaki@aiplab.com

Hello, my name is Yoshiaki Hagiwara. I am also called simply as Yoshi, and as Yoshiaki Daimon and also as Yoshiaki Daimon-Hagihara. I believe that I am the true inventor of the digital camera with the mechanical shutter function capability, which is completely filmless and free from mechanical parts. I worked at Sony from 1975 till 2008. My friends in Sony developed the digital camera in 1987. Sony is now enjoying image sensor business. Image sensors are very important to realize Artificial Intelligent AI robots and self-driving cars.



Evidence that Yoshiaki Hagiwara is the inventor of Pinned Buried Photodiode with in-pixel overflow Drain (VOD) function is given by the three basic Japanese Patent Applications, JPA1975-127646, JPA1975-127647 and JPA1975-134985.

Hagiwara also invented the in in-pixel Overflow Drain (OFD) Punch-thru Clocking Scheme to realize the completely-mechanical-part-free Electrical Shutter for digital cameras, opening a way to realize our modern digital TV world.

Evidence that Yoshiaki Hagiwara is the inventor of Electrical Shutter is given by the basic Japanese Patent Applications, JPA1977-126885.

The first Double Junction Pinned Buried Photodiode was developed by Hagiwara team at Sony in 1978. The first Triple Junction Pinned Buried Photodiode with Electrical Shutter function was developed by Hamazaki team at Sony in 1987.


Yoshiaki Hagiwara joined Sony in Feb 1975 to build Artificial Intelligent Partner System(AIPS), which includes Artificial Intelligent Robot System, Artificial Intelligent Self-Driving Car, and Artificial Intelligent Vision Sensor System. His first work was developing the CCD image sensors. Hagiwara Team at Sony in 1989 developed 4M Cache SRAM for SNAPSHOT picture acquisition which opened a way to build the digital camera system. Hagiwara is also the inventor of the electrical shutter of the digital camera system.

(6) MOS型のトランジスタの電流増幅特性

詳細は青山社出版の人工知能パートナーシステム(AIPS)を支える「デジタル回路の世界」に記載。

<https://www.seizansha.co.jp/ISBN/ISBN978-4-88359-339-2.html>

<https://www.seizansha.co.jp/>



崇城大学 理事長付き 特任教授
IEEE Life Fellow, Ph.D., 工学博士

仕様:B5判上製

475ページ

ISBN978-4-88359-339-2

発行日:2016/03/01



人工知能パートナーシステム(AIPS)を支える
デジタル回路の世界

IEEE Life Fellow, Ph.D.

萩原 良昭 著

ISBN978-4-88359-339-2 B5判 上製 475頁

定価(本体9,000円+税)

未来の人間社会には人工知能パートナーシステム(AIPS)とも言える人間にやさしい支援システムが出現すると期待している。AIPS搭載の自動走行車や老人介護システム、人間型歩行ロボットやロボット・ハウスなどである。そこで本書では、そのAIPSを支える「デジタル回路の世界」と題し、ハードとソフトの両面で、人とコンピュータをつなぐデジタル技術について紹介している。図や絵をたくさん用意して、基礎からやさしく解説している。

Thank You !